diff options
author | Inès Varhol <ines.varhol@telecom-paris.fr> | 2024-03-05 22:03:10 +0100 |
---|---|---|
committer | Peter Maydell <peter.maydell@linaro.org> | 2024-03-07 12:19:25 +0000 |
commit | 1cdcfb6e936c25ef470e886ffe86dd46ef36f0f5 (patch) | |
tree | a76448405d1d91f2171e88a58cdd34984b0806ca /hw/gpio/meson.build | |
parent | c10a9a517a4518a2b886d5796f90aa1c7a0530f6 (diff) | |
download | qemu-1cdcfb6e936c25ef470e886ffe86dd46ef36f0f5.zip qemu-1cdcfb6e936c25ef470e886ffe86dd46ef36f0f5.tar.gz qemu-1cdcfb6e936c25ef470e886ffe86dd46ef36f0f5.tar.bz2 |
hw/gpio: Implement STM32L4x5 GPIO
Features supported :
- the 8 STM32L4x5 GPIOs are initialized with their reset values
(except IDR, see below)
- input mode : setting a pin in input mode "externally" (using input
irqs) results in an out irq (transmitted to SYSCFG)
- output mode : setting a bit in ODR sets the corresponding out irq
(if this line is configured in output mode)
- pull-up, pull-down
- push-pull, open-drain
Difference with the real GPIOs :
- Alternate Function and Analog mode aren't implemented :
pins in AF/Analog behave like pins in input mode
- floating pins stay at their last value
- register IDR reset values differ from the real one :
values are coherent with the other registers reset values
and the fact that AF/Analog modes aren't implemented
- setting I/O output speed isn't supported
- locking port bits isn't supported
- ADC function isn't supported
- GPIOH has 16 pins instead of 2 pins
- writing to registers LCKR, AFRL, AFRH and ASCR is ineffective
Signed-off-by: Arnaud Minier <arnaud.minier@telecom-paris.fr>
Signed-off-by: Inès Varhol <ines.varhol@telecom-paris.fr>
Reviewed-by: Philippe Mathieu-Daudé <philmd@linaro.org>
Acked-by: Alistair Francis <alistair.francis@wdc.com>
Message-id: 20240305210444.310665-2-ines.varhol@telecom-paris.fr
Signed-off-by: Peter Maydell <peter.maydell@linaro.org>
Diffstat (limited to 'hw/gpio/meson.build')
-rw-r--r-- | hw/gpio/meson.build | 1 |
1 files changed, 1 insertions, 0 deletions
diff --git a/hw/gpio/meson.build b/hw/gpio/meson.build index 8a8d03d..3454b50 100644 --- a/hw/gpio/meson.build +++ b/hw/gpio/meson.build @@ -13,5 +13,6 @@ system_ss.add(when: 'CONFIG_RASPI', if_true: files( 'bcm2835_gpio.c', 'bcm2838_gpio.c' )) +system_ss.add(when: 'CONFIG_STM32L4X5_SOC', if_true: files('stm32l4x5_gpio.c')) system_ss.add(when: 'CONFIG_ASPEED_SOC', if_true: files('aspeed_gpio.c')) system_ss.add(when: 'CONFIG_SIFIVE_GPIO', if_true: files('sifive_gpio.c')) |