aboutsummaryrefslogtreecommitdiff
path: root/hw/gpio/imx_gpio.c
diff options
context:
space:
mode:
authorWeiwei Li <liweiwei@iscas.ac.cn>2023-05-17 17:15:14 +0800
committerAlistair Francis <alistair.francis@wdc.com>2023-06-13 17:11:38 +1000
commit37e79058031b0490734f724edf4e1691f6b3601e (patch)
treef7e1baac961b325f549d88e8d06e4cd6036beb0e /hw/gpio/imx_gpio.c
parent97ec5aef082d8b40a0a37d4d6274ffe165ef27b7 (diff)
downloadqemu-37e79058031b0490734f724edf4e1691f6b3601e.zip
qemu-37e79058031b0490734f724edf4e1691f6b3601e.tar.gz
qemu-37e79058031b0490734f724edf4e1691f6b3601e.tar.bz2
target/riscv: Flush TLB when MMWP or MML bits are changed
MMWP and MML bits may affect the allowed privs of PMP entries and the default privs, both of which may change the allowed privs of exsited TLB entries. So we need flush TLB when they are changed. Signed-off-by: Weiwei Li <liweiwei@iscas.ac.cn> Signed-off-by: Junqiang Wang <wangjunqiang@iscas.ac.cn> Reviewed-by: Alistair Francis <alistair.francis@wdc.com> Message-Id: <20230517091519.34439-8-liweiwei@iscas.ac.cn> Signed-off-by: Alistair Francis <alistair.francis@wdc.com>
Diffstat (limited to 'hw/gpio/imx_gpio.c')
0 files changed, 0 insertions, 0 deletions