diff options
| author | Alexandra Diupina <adiupina@astralinux.ru> | 2024-10-14 17:05:50 +0100 |
|---|---|---|
| committer | Peter Maydell <peter.maydell@linaro.org> | 2024-10-15 11:29:45 +0100 |
| commit | e0c0ea6eca4f210a52b9742817586cc97b1ee434 (patch) | |
| tree | 5624cf762fdde5e984a3b6942736e3272d98ef57 /hw/core/cpu-common.c | |
| parent | 950dff9aa4dc1f287ea001e7d2689dcc76a7f1c4 (diff) | |
| download | qemu-e0c0ea6eca4f210a52b9742817586cc97b1ee434.zip qemu-e0c0ea6eca4f210a52b9742817586cc97b1ee434.tar.gz qemu-e0c0ea6eca4f210a52b9742817586cc97b1ee434.tar.bz2 | |
hw/intc/arm_gicv3: Add cast to match the documentation
The result of 1 << regbit with regbit==31 has a 1 in the 32nd bit.
When cast to uint64_t (for further bitwise OR), the 32 most
significant bits will be filled with 1s. However, the documentation
states that the upper 32 bits of ICH_AP[0/1]R<n>_EL2 are reserved.
Add an explicit cast to match the documentation.
Found by Linux Verification Center (linuxtesting.org) with SVACE.
Cc: qemu-stable@nongnu.org
Fixes: d2c0c6aab6 ("hw/intc/arm_gicv3: Handle icv_nmiar1_read() for icc_nmiar1_read()")
Signed-off-by: Alexandra Diupina <adiupina@astralinux.ru>
Reviewed-by: Peter Maydell <peter.maydell@linaro.org>
Signed-off-by: Peter Maydell <peter.maydell@linaro.org>
Diffstat (limited to 'hw/core/cpu-common.c')
0 files changed, 0 insertions, 0 deletions