diff options
| author | Eric Auger <eric.auger@redhat.com> | 2020-07-03 16:59:42 +0100 |
|---|---|---|
| committer | Peter Maydell <peter.maydell@linaro.org> | 2020-07-03 16:59:42 +0100 |
| commit | 1b6f99d84f21473cf2d1adab312dd28dd315a083 (patch) | |
| tree | 40b1ca1106777e4d214a8257aa5b69d5c8ed9bba /Changelog | |
| parent | 8077b8e549cf39d9501fe5b66342ae47abb65058 (diff) | |
| download | qemu-1b6f99d84f21473cf2d1adab312dd28dd315a083.zip qemu-1b6f99d84f21473cf2d1adab312dd28dd315a083.tar.gz qemu-1b6f99d84f21473cf2d1adab312dd28dd315a083.tar.bz2 | |
hw/arm/virt: Let the virtio-iommu bypass MSIs
At the moment the virtio-iommu translates MSI transactions.
This behavior is inherited from ARM SMMU. The virt machine
code knows where the guest MSI doorbells are so we can easily
declare those regions as VIRTIO_IOMMU_RESV_MEM_T_MSI. With that
setting the guest will not map MSIs through the IOMMU and those
transactions will be simply bypassed.
Depending on which MSI controller is in use (ITS or GICV2M),
we declare either:
- the ITS interrupt translation space (ITS_base + 0x10000),
containing the GITS_TRANSLATOR or
- The GICV2M single frame, containing the MSI_SETSP_NS register.
Signed-off-by: Eric Auger <eric.auger@redhat.com>
Message-id: 20200629070404.10969-6-eric.auger@redhat.com
Reviewed-by: Peter Maydell <peter.maydell@linaro.org>
Signed-off-by: Peter Maydell <peter.maydell@linaro.org>
Diffstat (limited to 'Changelog')
0 files changed, 0 insertions, 0 deletions