diff options
| author | Aurelien Jarno <aurelien@aurel32.net> | 2015-07-30 23:39:34 +0200 |
|---|---|---|
| committer | Aurelien Jarno <aurelien@aurel32.net> | 2015-08-01 09:38:36 +0200 |
| commit | e72c4fb81db52be881c9356f1c60e0a7817d2d32 (patch) | |
| tree | 758b4668174b6f076a95867451bcb1140b38a5bc | |
| parent | 7008d580acad326148a725bd20695882ba10247a (diff) | |
| download | qemu-e72c4fb81db52be881c9356f1c60e0a7817d2d32.zip qemu-e72c4fb81db52be881c9356f1c60e0a7817d2d32.tar.gz qemu-e72c4fb81db52be881c9356f1c60e0a7817d2d32.tar.bz2 | |
tcg/mips: fix TLB loading for BE host with 32-bit guests
For 32-bit guest, we load a 32-bit address from the TLB, so there is no
need to compensate for the low or high part. This fixes 32-bit guests on
big-endian hosts.
Cc: qemu-stable@nongnu.org
Reviewed-by: Richard Henderson <rth@twiddle.net>
Signed-off-by: Aurelien Jarno <aurelien@aurel32.net>
| -rw-r--r-- | tcg/mips/tcg-target.c | 4 |
1 files changed, 3 insertions, 1 deletions
diff --git a/tcg/mips/tcg-target.c b/tcg/mips/tcg-target.c index 6680299..8dce19c 100644 --- a/tcg/mips/tcg-target.c +++ b/tcg/mips/tcg-target.c @@ -963,9 +963,11 @@ static void tcg_out_tlb_load(TCGContext *s, TCGReg base, TCGReg addrl, } /* Load the tlb comparator. */ - tcg_out_opc_imm(s, OPC_LW, TCG_TMP0, TCG_REG_A0, cmp_off + LO_OFF); if (TARGET_LONG_BITS == 64) { + tcg_out_opc_imm(s, OPC_LW, TCG_TMP0, TCG_REG_A0, cmp_off + LO_OFF); tcg_out_opc_imm(s, OPC_LW, base, TCG_REG_A0, cmp_off + HI_OFF); + } else { + tcg_out_opc_imm(s, OPC_LW, TCG_TMP0, TCG_REG_A0, cmp_off); } /* Mask the page bits, keeping the alignment bits to compare against. |