diff options
| author | Zong Li <zong.li@sifive.com> | 2020-07-21 20:40:50 +0800 |
|---|---|---|
| committer | Alistair Francis <alistair.francis@wdc.com> | 2020-07-22 09:41:36 -0700 |
| commit | 8ba26b0b2b00dd5849a6c0981e358dc7a7cc315d (patch) | |
| tree | 59305b59b5488a7b769ea4f0a39b6c92be979dbb | |
| parent | e79d27cb322b60b460b709d2c74ff7d77cde0565 (diff) | |
| download | qemu-8ba26b0b2b00dd5849a6c0981e358dc7a7cc315d.zip qemu-8ba26b0b2b00dd5849a6c0981e358dc7a7cc315d.tar.gz qemu-8ba26b0b2b00dd5849a6c0981e358dc7a7cc315d.tar.bz2 | |
target/riscv: Fix the range of pmpcfg of CSR funcion table
The range of Physical Memory Protection should be from CSR_PMPCFG0
to CSR_PMPCFG3, not to CSR_PMPADDR9.
Signed-off-by: Zong Li <zong.li@sifive.com>
Reviewed-by: Alistair Francis <alistair.francis@wdc.com>
Reviewed-by: Bin Meng <bin.meng@windriver.com>
Message-Id: <eae49e9252c9596e4f3bdb471772f79235141a87.1595335112.git.zong.li@sifive.com>
Signed-off-by: Alistair Francis <alistair.francis@wdc.com>
| -rw-r--r-- | target/riscv/csr.c | 2 |
1 files changed, 1 insertions, 1 deletions
diff --git a/target/riscv/csr.c b/target/riscv/csr.c index ac01c83..6a96a01 100644 --- a/target/riscv/csr.c +++ b/target/riscv/csr.c @@ -1353,7 +1353,7 @@ static riscv_csr_operations csr_ops[CSR_TABLE_SIZE] = { [CSR_MTINST] = { hmode, read_mtinst, write_mtinst }, /* Physical Memory Protection */ - [CSR_PMPCFG0 ... CSR_PMPADDR9] = { pmp, read_pmpcfg, write_pmpcfg }, + [CSR_PMPCFG0 ... CSR_PMPCFG3] = { pmp, read_pmpcfg, write_pmpcfg }, [CSR_PMPADDR0 ... CSR_PMPADDR15] = { pmp, read_pmpaddr, write_pmpaddr }, /* Performance Counters */ |