diff options
| author | Rahul Pathak <rpathak@ventanamicro.com> | 2022-08-24 20:22:55 +0530 |
|---|---|---|
| committer | Alistair Francis <alistair@alistair23.me> | 2022-09-27 07:04:38 +1000 |
| commit | 513eb437aef7687ad1963d935ffb884fff3c4775 (patch) | |
| tree | 824a85ca54a06bdfd2cfaf2067ca10e6f58fe8e7 | |
| parent | 0c2d4671916333e5b66fd923279fb6fb62315bed (diff) | |
| download | qemu-513eb437aef7687ad1963d935ffb884fff3c4775.zip qemu-513eb437aef7687ad1963d935ffb884fff3c4775.tar.gz qemu-513eb437aef7687ad1963d935ffb884fff3c4775.tar.bz2 | |
target/riscv: Remove sideleg and sedeleg
sideleg and sedeleg csrs are not part of riscv isa spec
anymore, these csrs were part of N extension which
is removed from the riscv isa specification.
These commits removed all traces of these csrs from
riscv spec (https://github.com/riscv/riscv-isa-manual) -
commit f8d27f805b65 ("Remove or downgrade more references to N extension (#674)")
commit b6cade07034d ("Remove N extension chapter for now")
Signed-off-by: Rahul Pathak <rpathak@ventanamicro.com>
Reviewed-by: Andrew Jones <ajones@ventanamicro.com>
Reviewed-by: Alistair Francis <alistair.francis@wdc.com>
Message-Id: <20220824145255.400040-1-rpathak@ventanamicro.com>
Signed-off-by: Alistair Francis <alistair.francis@wdc.com>
| -rw-r--r-- | disas/riscv.c | 2 | ||||
| -rw-r--r-- | target/riscv/cpu_bits.h | 2 |
2 files changed, 0 insertions, 4 deletions
diff --git a/disas/riscv.c b/disas/riscv.c index 489c2ae..f107d94 100644 --- a/disas/riscv.c +++ b/disas/riscv.c @@ -1304,8 +1304,6 @@ static const char *csr_name(int csrno) case 0x0043: return "utval"; case 0x0044: return "uip"; case 0x0100: return "sstatus"; - case 0x0102: return "sedeleg"; - case 0x0103: return "sideleg"; case 0x0104: return "sie"; case 0x0105: return "stvec"; case 0x0106: return "scounteren"; diff --git a/target/riscv/cpu_bits.h b/target/riscv/cpu_bits.h index 7be12ca..b762807 100644 --- a/target/riscv/cpu_bits.h +++ b/target/riscv/cpu_bits.h @@ -190,8 +190,6 @@ /* Supervisor Trap Setup */ #define CSR_SSTATUS 0x100 -#define CSR_SEDELEG 0x102 -#define CSR_SIDELEG 0x103 #define CSR_SIE 0x104 #define CSR_STVEC 0x105 #define CSR_SCOUNTEREN 0x106 |