diff options
author | Song Gao <gaosong@loongson.cn> | 2024-07-05 10:18:39 +0800 |
---|---|---|
committer | Song Gao <gaosong@loongson.cn> | 2024-07-12 09:41:18 +0800 |
commit | 3ef4b21a5c767ff0b15047e709762abef490ad07 (patch) | |
tree | ad52b1c5cbb3490c33135ede7abfd14f3ea663d7 | |
parent | bba1c36da0589b4179c16e0895256ca731023f2c (diff) | |
download | qemu-3ef4b21a5c767ff0b15047e709762abef490ad07.zip qemu-3ef4b21a5c767ff0b15047e709762abef490ad07.tar.gz qemu-3ef4b21a5c767ff0b15047e709762abef490ad07.tar.bz2 |
target/loongarch: Fix cpu_reset set wrong CSR_CRMD
After cpu_reset, DATF in CSR_CRMD is 0, DATM is 0.
See the manual[1] 6.4.
[1]: https://github.com/loongson/LoongArch-Documentation/releases/download/2023.04.20/LoongArch-Vol1-v1.10-EN.pdf
Signed-off-by: Song Gao <gaosong@loongson.cn>
Reviewed-by: Bibo Mao <maobibo@loongson.cn>
Message-Id: <20240705021839.1004374-2-gaosong@loongson.cn>
-rw-r--r-- | target/loongarch/cpu.c | 6 |
1 files changed, 3 insertions, 3 deletions
diff --git a/target/loongarch/cpu.c b/target/loongarch/cpu.c index 61af018..5e85b9d 100644 --- a/target/loongarch/cpu.c +++ b/target/loongarch/cpu.c @@ -523,13 +523,13 @@ static void loongarch_cpu_reset_hold(Object *obj, ResetType type) env->fcsr0 = 0x0; int n; - /* Set csr registers value after reset */ + /* Set csr registers value after reset, see the manual 6.4. */ env->CSR_CRMD = FIELD_DP64(env->CSR_CRMD, CSR_CRMD, PLV, 0); env->CSR_CRMD = FIELD_DP64(env->CSR_CRMD, CSR_CRMD, IE, 0); env->CSR_CRMD = FIELD_DP64(env->CSR_CRMD, CSR_CRMD, DA, 1); env->CSR_CRMD = FIELD_DP64(env->CSR_CRMD, CSR_CRMD, PG, 0); - env->CSR_CRMD = FIELD_DP64(env->CSR_CRMD, CSR_CRMD, DATF, 1); - env->CSR_CRMD = FIELD_DP64(env->CSR_CRMD, CSR_CRMD, DATM, 1); + env->CSR_CRMD = FIELD_DP64(env->CSR_CRMD, CSR_CRMD, DATF, 0); + env->CSR_CRMD = FIELD_DP64(env->CSR_CRMD, CSR_CRMD, DATM, 0); env->CSR_EUEN = FIELD_DP64(env->CSR_EUEN, CSR_EUEN, FPE, 0); env->CSR_EUEN = FIELD_DP64(env->CSR_EUEN, CSR_EUEN, SXE, 0); |