aboutsummaryrefslogtreecommitdiff
diff options
context:
space:
mode:
authorAmithash Prasad <amithash@fb.com>2019-09-25 16:32:26 +0200
committerPeter Maydell <peter.maydell@linaro.org>2019-10-15 18:09:04 +0100
commit1ff68783f6e94b3c1ab909f92911a04d7183241c (patch)
treec3ee5e56804adc88a16c8416d3311f7968a6ce17
parent6ee18643770b360da0c8ee44aa07708caa516fa9 (diff)
downloadqemu-1ff68783f6e94b3c1ab909f92911a04d7183241c.zip
qemu-1ff68783f6e94b3c1ab909f92911a04d7183241c.tar.gz
qemu-1ff68783f6e94b3c1ab909f92911a04d7183241c.tar.bz2
aspeed/wdt: Check correct register for clock source
When WDT_RESTART is written, the data is not the contents of the WDT_CTRL register. Hence ensure we are looking at WDT_CTRL to check if bit WDT_CTRL_1MHZ_CLK is set or not. Signed-off-by: Amithash Prasad <amithash@fb.com> Reviewed-by: Joel Stanley <joel@jms.id.au> Signed-off-by: Cédric Le Goater <clg@kaod.org> Message-id: 20190925143248.10000-2-clg@kaod.org [clg: improved Suject prefix ] Signed-off-by: Cédric Le Goater <clg@kaod.org> Reviewed-by: Joel Stanley <joel@jms.id.au> Signed-off-by: Cédric Le Goater <clg@kaod.org> Signed-off-by: Peter Maydell <peter.maydell@linaro.org>
-rw-r--r--hw/watchdog/wdt_aspeed.c2
1 files changed, 1 insertions, 1 deletions
diff --git a/hw/watchdog/wdt_aspeed.c b/hw/watchdog/wdt_aspeed.c
index 9b93213..f710036 100644
--- a/hw/watchdog/wdt_aspeed.c
+++ b/hw/watchdog/wdt_aspeed.c
@@ -140,7 +140,7 @@ static void aspeed_wdt_write(void *opaque, hwaddr offset, uint64_t data,
case WDT_RESTART:
if ((data & 0xFFFF) == WDT_RESTART_MAGIC) {
s->regs[WDT_STATUS] = s->regs[WDT_RELOAD_VALUE];
- aspeed_wdt_reload(s, !(data & WDT_CTRL_1MHZ_CLK));
+ aspeed_wdt_reload(s, !(s->regs[WDT_CTRL] & WDT_CTRL_1MHZ_CLK));
}
break;
case WDT_CTRL: