aboutsummaryrefslogtreecommitdiff
path: root/.gitignore
diff options
context:
space:
mode:
authorMichael Davidsaver <mdavidsaver@gmail.com>2017-01-27 15:20:23 +0000
committerPeter Maydell <peter.maydell@linaro.org>2017-01-27 15:29:08 +0000
commite6b332097d1a4713173a82f17d039b4c78bc6f59 (patch)
tree751c88de5f71438d1ff50a7e691140357f2e2ae3 /.gitignore
parent2c4da50d9477fb830d778bb5d6a11215aa359b44 (diff)
downloadqemu-e6b332097d1a4713173a82f17d039b4c78bc6f59.zip
qemu-e6b332097d1a4713173a82f17d039b4c78bc6f59.tar.gz
qemu-e6b332097d1a4713173a82f17d039b4c78bc6f59.tar.bz2
armv7m: implement CCR, CFSR, HFSR, DFSR, BFAR, and MMFAR
Implement the v7M system registers CCR, CFSR, HFSR, DFSR, BFAR and MMFAR. For the moment these simply read as written (with some basic handling of RAZ/WI bits and W1C semantics). Signed-off-by: Michael Davidsaver <mdavidsaver@gmail.com> Reviewed-by: Alex Bennée <alex.bennee@linaro.org> Message-id: 1485285380-10565-5-git-send-email-peter.maydell@linaro.org [PMM: drop warning about setting unimplemented CCR bits; tweak commit message; add DFSR] Signed-off-by: Peter Maydell <peter.maydell@linaro.org>
Diffstat (limited to '.gitignore')
0 files changed, 0 insertions, 0 deletions