1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
396
397
398
399
400
401
|
#include "fp_emulation.h"
#include "unprivileged_memory.h"
#include "softfloat.h"
#include "config.h"
DECLARE_EMULATION_FUNC(emulate_fp)
{
asm (".pushsection .rodata\n"
"fp_emulation_table:\n"
" .word emulate_fadd\n"
" .word emulate_fsub\n"
" .word emulate_fmul\n"
" .word emulate_fdiv\n"
" .word emulate_fsgnj\n"
" .word emulate_fmin\n"
" .word truly_illegal_insn\n"
" .word truly_illegal_insn\n"
" .word emulate_fcvt_ff\n"
" .word truly_illegal_insn\n"
" .word truly_illegal_insn\n"
" .word emulate_fsqrt\n"
" .word truly_illegal_insn\n"
" .word truly_illegal_insn\n"
" .word truly_illegal_insn\n"
" .word truly_illegal_insn\n"
" .word truly_illegal_insn\n"
" .word truly_illegal_insn\n"
" .word truly_illegal_insn\n"
" .word truly_illegal_insn\n"
" .word emulate_fcmp\n"
" .word truly_illegal_insn\n"
" .word truly_illegal_insn\n"
" .word truly_illegal_insn\n"
" .word emulate_fcvt_if\n"
" .word truly_illegal_insn\n"
" .word emulate_fcvt_fi\n"
" .word truly_illegal_insn\n"
" .word emulate_fmv_if\n"
" .word truly_illegal_insn\n"
" .word emulate_fmv_fi\n"
" .word truly_illegal_insn\n"
" .popsection");
// if FPU is disabled, punt back to the OS
if (unlikely((mstatus & MSTATUS_FS) == 0))
return truly_illegal_insn(regs, mcause, mepc, mstatus, insn);
extern uint32_t fp_emulation_table[];
uint32_t* pf = (void*)fp_emulation_table + ((insn >> 25) & 0x7c);
emulation_func f = (emulation_func)(uintptr_t)*pf;
SETUP_STATIC_ROUNDING(insn);
return f(regs, mcause, mepc, mstatus, insn);
}
void emulate_any_fadd(uintptr_t* regs, uintptr_t mcause, uintptr_t mepc, uintptr_t mstatus, insn_t insn, int32_t neg_b)
{
if (GET_PRECISION(insn) == PRECISION_S) {
uint32_t rs1 = GET_F32_RS1(insn, regs);
uint32_t rs2 = GET_F32_RS2(insn, regs) ^ neg_b;
SET_F32_RD(insn, regs, f32_add(rs1, rs2));
} else if (GET_PRECISION(insn) == PRECISION_D) {
uint64_t rs1 = GET_F64_RS1(insn, regs);
uint64_t rs2 = GET_F64_RS2(insn, regs) ^ ((uint64_t)neg_b << 32);
SET_F64_RD(insn, regs, f64_add(rs1, rs2));
} else {
return truly_illegal_insn(regs, mcause, mepc, mstatus, insn);
}
}
DECLARE_EMULATION_FUNC(emulate_fadd)
{
return emulate_any_fadd(regs, mcause, mepc, mstatus, insn, 0);
}
DECLARE_EMULATION_FUNC(emulate_fsub)
{
return emulate_any_fadd(regs, mcause, mepc, mstatus, insn, INT32_MIN);
}
DECLARE_EMULATION_FUNC(emulate_fmul)
{
if (GET_PRECISION(insn) == PRECISION_S) {
uint32_t rs1 = GET_F32_RS1(insn, regs);
uint32_t rs2 = GET_F32_RS2(insn, regs);
SET_F32_RD(insn, regs, f32_mul(rs1, rs2));
} else if (GET_PRECISION(insn) == PRECISION_D) {
uint64_t rs1 = GET_F64_RS1(insn, regs);
uint64_t rs2 = GET_F64_RS2(insn, regs);
SET_F64_RD(insn, regs, f64_mul(rs1, rs2));
} else {
return truly_illegal_insn(regs, mcause, mepc, mstatus, insn);
}
}
DECLARE_EMULATION_FUNC(emulate_fdiv)
{
if (GET_PRECISION(insn) == PRECISION_S) {
uint32_t rs1 = GET_F32_RS1(insn, regs);
uint32_t rs2 = GET_F32_RS2(insn, regs);
SET_F32_RD(insn, regs, f32_div(rs1, rs2));
} else if (GET_PRECISION(insn) == PRECISION_D) {
uint64_t rs1 = GET_F64_RS1(insn, regs);
uint64_t rs2 = GET_F64_RS2(insn, regs);
SET_F64_RD(insn, regs, f64_div(rs1, rs2));
} else {
return truly_illegal_insn(regs, mcause, mepc, mstatus, insn);
}
}
DECLARE_EMULATION_FUNC(emulate_fsqrt)
{
if ((insn >> 20) & 0x1f)
return truly_illegal_insn(regs, mcause, mepc, mstatus, insn);
if (GET_PRECISION(insn) == PRECISION_S) {
SET_F32_RD(insn, regs, f32_sqrt(GET_F32_RS1(insn, regs)));
} else if (GET_PRECISION(insn) == PRECISION_D) {
SET_F64_RD(insn, regs, f64_sqrt(GET_F64_RS1(insn, regs)));
} else {
return truly_illegal_insn(regs, mcause, mepc, mstatus, insn);
}
}
DECLARE_EMULATION_FUNC(emulate_fsgnj)
{
int rm = GET_RM(insn);
if (rm >= 3)
return truly_illegal_insn(regs, mcause, mepc, mstatus, insn);
#define DO_FSGNJ(rs1, rs2, rm) ({ \
typeof(rs1) rs1_sign = (rs1) >> (8*sizeof(rs1)-1); \
typeof(rs1) rs2_sign = (rs2) >> (8*sizeof(rs1)-1); \
rs1_sign &= (rm) >> 1; \
rs1_sign ^= (rm) ^ rs2_sign; \
((rs1) << 1 >> 1) | (rs1_sign << (8*sizeof(rs1)-1)); })
if (GET_PRECISION(insn) == PRECISION_S) {
uint32_t rs1 = GET_F32_RS1(insn, regs);
uint32_t rs2 = GET_F32_RS2(insn, regs);
SET_F32_RD(insn, regs, DO_FSGNJ(rs1, rs2, rm));
} else if (GET_PRECISION(insn) == PRECISION_D) {
uint64_t rs1 = GET_F64_RS1(insn, regs);
uint64_t rs2 = GET_F64_RS2(insn, regs);
SET_F64_RD(insn, regs, DO_FSGNJ(rs1, rs2, rm));
} else {
return truly_illegal_insn(regs, mcause, mepc, mstatus, insn);
}
}
DECLARE_EMULATION_FUNC(emulate_fmin)
{
int rm = GET_RM(insn);
if (rm >= 2)
return truly_illegal_insn(regs, mcause, mepc, mstatus, insn);
if (GET_PRECISION(insn) == PRECISION_S) {
uint32_t rs1 = GET_F32_RS1(insn, regs);
uint32_t rs2 = GET_F32_RS2(insn, regs);
uint32_t arg1 = rm ? rs2 : rs1;
uint32_t arg2 = rm ? rs1 : rs2;
int use_rs1 = f32_lt_quiet(arg1, arg2) || isNaNF32UI(rs2);
SET_F32_RD(insn, regs, use_rs1 ? rs1 : rs2);
} else if (GET_PRECISION(insn) == PRECISION_D) {
uint64_t rs1 = GET_F64_RS1(insn, regs);
uint64_t rs2 = GET_F64_RS2(insn, regs);
uint64_t arg1 = rm ? rs2 : rs1;
uint64_t arg2 = rm ? rs1 : rs2;
int use_rs1 = f64_lt_quiet(arg1, arg2) || isNaNF64UI(rs2);
SET_F64_RD(insn, regs, use_rs1 ? rs1 : rs2);
} else {
return truly_illegal_insn(regs, mcause, mepc, mstatus, insn);
}
}
DECLARE_EMULATION_FUNC(emulate_fcvt_ff)
{
int rs2_num = (insn >> 20) & 0x1f;
if (GET_PRECISION(insn) == PRECISION_S) {
if (rs2_num != 1)
return truly_illegal_insn(regs, mcause, mepc, mstatus, insn);
SET_F32_RD(insn, regs, f64_to_f32(GET_F64_RS1(insn, regs)));
} else if (GET_PRECISION(insn) == PRECISION_D) {
if (rs2_num != 0)
return truly_illegal_insn(regs, mcause, mepc, mstatus, insn);
SET_F64_RD(insn, regs, f32_to_f64(GET_F32_RS1(insn, regs)));
} else {
return truly_illegal_insn(regs, mcause, mepc, mstatus, insn);
}
}
DECLARE_EMULATION_FUNC(emulate_fcvt_fi)
{
if (GET_PRECISION(insn) != PRECISION_S && GET_PRECISION(insn) != PRECISION_D)
return truly_illegal_insn(regs, mcause, mepc, mstatus, insn);
int negative = 0;
uint64_t uint_val = GET_RS1(insn, regs);
switch ((insn >> 20) & 0x1f)
{
case 0: // int32
negative = (int32_t)uint_val < 0;
uint_val = negative ? -(int32_t)uint_val : (int32_t)uint_val;
break;
case 1: // uint32
uint_val = (uint32_t)uint_val;
break;
#if __riscv_xlen == 64
case 2: // int64
negative = (int64_t)uint_val < 0;
uint_val = negative ? -uint_val : uint_val;
case 3: // uint64
break;
#endif
default:
return truly_illegal_insn(regs, mcause, mepc, mstatus, insn);
}
uint64_t float64 = ui64_to_f64(uint_val);
if (negative)
float64 ^= INT64_MIN;
if (GET_PRECISION(insn) == PRECISION_S)
SET_F32_RD(insn, regs, f64_to_f32(float64));
else
SET_F64_RD(insn, regs, float64);
}
DECLARE_EMULATION_FUNC(emulate_fcvt_if)
{
int rs2_num = (insn >> 20) & 0x1f;
#if __riscv_xlen == 64
if (rs2_num >= 4)
return truly_illegal_insn(regs, mcause, mepc, mstatus, insn);
#else
if (rs2_num >= 2)
return truly_illegal_insn(regs, mcause, mepc, mstatus, insn);
#endif
int64_t float64;
if (GET_PRECISION(insn) == PRECISION_S)
float64 = f32_to_f64(GET_F32_RS1(insn, regs));
else if (GET_PRECISION(insn) == PRECISION_D)
float64 = GET_F64_RS1(insn, regs);
else
return truly_illegal_insn(regs, mcause, mepc, mstatus, insn);
int negative = 0;
if (float64 < 0) {
negative = 1;
float64 ^= INT64_MIN;
}
uint64_t uint_val = f64_to_ui64(float64, softfloat_roundingMode, true);
uint64_t result, limit, limit_result;
switch (rs2_num)
{
case 0: // int32
if (negative) {
result = (int32_t)-uint_val;
limit_result = limit = (uint32_t)INT32_MIN;
} else {
result = (int32_t)uint_val;
limit_result = limit = INT32_MAX;
}
break;
case 1: // uint32
limit = limit_result = UINT32_MAX;
if (negative)
result = limit = 0;
else
result = (uint32_t)uint_val;
break;
case 2: // int32
if (negative) {
result = (int64_t)-uint_val;
limit_result = limit = (uint64_t)INT64_MIN;
} else {
result = (int64_t)uint_val;
limit_result = limit = INT64_MAX;
}
break;
case 3: // uint64
limit = limit_result = UINT64_MAX;
if (negative)
result = limit = 0;
else
result = (uint64_t)uint_val;
break;
default:
__builtin_unreachable();
}
if (uint_val > limit) {
result = limit_result;
softfloat_raiseFlags(softfloat_flag_invalid);
}
SET_FS_DIRTY();
SET_RD(insn, regs, result);
}
DECLARE_EMULATION_FUNC(emulate_fcmp)
{
int rm = GET_RM(insn);
if (rm >= 3)
return truly_illegal_insn(regs, mcause, mepc, mstatus, insn);
uintptr_t result;
if (GET_PRECISION(insn) == PRECISION_S) {
uint32_t rs1 = GET_F32_RS1(insn, regs);
uint32_t rs2 = GET_F32_RS2(insn, regs);
if (rm != 1)
result = f32_eq(rs1, rs2);
if (rm == 1 || (rm == 0 && !result))
result = f32_lt(rs1, rs2);
goto success;
} else if (GET_PRECISION(insn) == PRECISION_D) {
uint64_t rs1 = GET_F64_RS1(insn, regs);
uint64_t rs2 = GET_F64_RS2(insn, regs);
if (rm != 1)
result = f64_eq(rs1, rs2);
if (rm == 1 || (rm == 0 && !result))
result = f64_lt(rs1, rs2);
goto success;
}
return truly_illegal_insn(regs, mcause, mepc, mstatus, insn);
success:
SET_FS_DIRTY();
SET_RD(insn, regs, result);
}
DECLARE_EMULATION_FUNC(emulate_fmv_if)
{
uintptr_t result;
if ((insn >> 20) & 0x1f)
return truly_illegal_insn(regs, mcause, mepc, mstatus, insn);
if (GET_PRECISION(insn) == PRECISION_S) {
result = GET_F32_RS1(insn, regs);
switch (GET_RM(insn)) {
case GET_RM(MATCH_FMV_X_S): break;
case GET_RM(MATCH_FCLASS_S): result = f32_classify(result); break;
default: return truly_illegal_insn(regs, mcause, mepc, mstatus, insn);
}
} else if (GET_PRECISION(insn) == PRECISION_D) {
result = GET_F64_RS1(insn, regs);
switch (GET_RM(insn)) {
case GET_RM(MATCH_FMV_X_D): break;
case GET_RM(MATCH_FCLASS_D): result = f64_classify(result); break;
default: return truly_illegal_insn(regs, mcause, mepc, mstatus, insn);
}
} else {
return truly_illegal_insn(regs, mcause, mepc, mstatus, insn);
}
SET_FS_DIRTY();
SET_RD(insn, regs, result);
}
DECLARE_EMULATION_FUNC(emulate_fmv_fi)
{
uintptr_t rs1 = GET_RS1(insn, regs);
if ((insn & MASK_FMV_S_X) == MATCH_FMV_S_X)
SET_F32_RD(insn, regs, rs1);
#if __riscv_xlen == 64
else if ((insn & MASK_FMV_D_X) == MATCH_FMV_D_X)
SET_F64_RD(insn, regs, rs1);
#endif
else
return truly_illegal_insn(regs, mcause, mepc, mstatus, insn);
}
DECLARE_EMULATION_FUNC(emulate_fmadd)
{
// if FPU is disabled, punt back to the OS
if (unlikely((mstatus & MSTATUS_FS) == 0))
return truly_illegal_insn(regs, mcause, mepc, mstatus, insn);
int op = (insn >> 2) & 3;
SETUP_STATIC_ROUNDING(insn);
if (GET_PRECISION(insn) == PRECISION_S) {
uint32_t rs1 = GET_F32_RS1(insn, regs);
uint32_t rs2 = GET_F32_RS2(insn, regs);
uint32_t rs3 = GET_F32_RS3(insn, regs);
SET_F32_RD(insn, regs, softfloat_mulAddF32(op, rs1, rs2, rs3));
} else if (GET_PRECISION(insn) == PRECISION_D) {
uint64_t rs1 = GET_F64_RS1(insn, regs);
uint64_t rs2 = GET_F64_RS2(insn, regs);
uint64_t rs3 = GET_F64_RS3(insn, regs);
SET_F64_RD(insn, regs, softfloat_mulAddF64(op, rs1, rs2, rs3));
} else {
return truly_illegal_insn(regs, mcause, mepc, mstatus, insn);
}
}
|
