aboutsummaryrefslogtreecommitdiff
path: root/winsup/cygwin/tty.cc
diff options
context:
space:
mode:
authorKeith Packard <keithp@keithp.com>2020-01-20 22:46:36 -0800
committerCorinna Vinschen <corinna@vinschen.de>2020-01-21 10:28:35 +0100
commit5377a847764461493c620644f6530892344d1cdd (patch)
treefa3d943c9c83db67a13dc29e442a8b63e147b31e /winsup/cygwin/tty.cc
parent8e74c7119fb7f95662bb4986570a98496f259400 (diff)
downloadnewlib-5377a847764461493c620644f6530892344d1cdd.zip
newlib-5377a847764461493c620644f6530892344d1cdd.tar.gz
newlib-5377a847764461493c620644f6530892344d1cdd.tar.bz2
riscv: Map between ieeefp.h exception bits and RISC-V FCSR bits
If we had architecture-specific exception bits, we could just set them to match the processor, but instead ieeefp.h is shared by all targets so we need to map between the public values and the register contents. Signed-off-by: Keith Packard <keithp@keithp.com>
Diffstat (limited to 'winsup/cygwin/tty.cc')
0 files changed, 0 insertions, 0 deletions