diff options
| author | Christophe Lyon <christophe.lyon@linaro.org> | 2019-04-01 17:30:53 +0000 |
|---|---|---|
| committer | Christophe Lyon <christophe.lyon@linaro.org> | 2019-04-11 14:20:21 +0000 |
| commit | 630808d2a2865634df3f54cec403a058511596e7 (patch) | |
| tree | eea19c01b13addb287432d8dbdeae6b1022ebb63 /newlib | |
| parent | 2607639992f6600135532831c8357c10cb248821 (diff) | |
| download | newlib-630808d2a2865634df3f54cec403a058511596e7.zip newlib-630808d2a2865634df3f54cec403a058511596e7.tar.gz newlib-630808d2a2865634df3f54cec403a058511596e7.tar.bz2 | |
Make more macro checks ARMv8-M baseline proof.
Commit 69f4c4029183fb26d2fcae00790881620c1978a3 improved most
macro checks to be ARMv8-M baseline proof, but missed a few
occurrences which otherwise fail to build when using a CPU setting
such as cortex-m0 or cortex-m23. This patch brings the same
changes as the ones that were committed to libgloss at that time.
newlib:
* libc/sys/arm/crt0.S: Use THUMB1_ONLY rather than
__ARM_ARCH_6M__.
Diffstat (limited to 'newlib')
| -rw-r--r-- | newlib/libc/sys/arm/crt0.S | 8 |
1 files changed, 4 insertions, 4 deletions
diff --git a/newlib/libc/sys/arm/crt0.S b/newlib/libc/sys/arm/crt0.S index 64d4259..8c9f7be 100644 --- a/newlib/libc/sys/arm/crt0.S +++ b/newlib/libc/sys/arm/crt0.S @@ -85,7 +85,7 @@ /* Stack limit is at end of data. */ /* Allow slop for stack overflow handling and small frames. */ -#ifdef __ARM_ARCH_6M__ +#ifdef THUMB1_ONLY ldr r0, .LC2 adds r0, #128 adds r0, #128 @@ -137,7 +137,7 @@ beq .LC27 /* Allow slop for stack overflow handling and small frames. */ -#ifdef __ARM_ARCH_6M__ +#ifdef THUMB1_ONLY adds r2, #128 adds r2, #128 mov sl, r2 @@ -164,7 +164,7 @@ #ifdef __thumb2__ it eq #endif -#ifdef __ARM_ARCH_6M__ +#ifdef THUMB1_ONLY bne .LC28 ldr r3, .LC0 .LC28: @@ -219,7 +219,7 @@ this default 64k is enough for the program being executed. However, it ensures that this simple crt0 world will not immediately cause an overflow event: */ -#ifdef __ARM_ARCH_6M__ +#ifdef THUMB1_ONLY movs r2, #64 lsls r2, r2, #10 subs r2, r3, r2 |