blob: db2747ccc718e6cc4435d8e687e174f70d393a03 (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
|
//===- RegisterTest.cpp -----------------------------------------------===//
//
// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.
// See https://llvm.org/LICENSE.txt for license information.
// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception
//
//===----------------------------------------------------------------------===//
#include "llvm/CodeGen/Register.h"
#include "gtest/gtest.h"
using namespace llvm;
namespace {
TEST(RegisterTest, Idx2StackSlot) {
EXPECT_EQ(Register::index2StackSlot(0), Register::StackSlotZero);
EXPECT_EQ(Register::index2StackSlot(1), Register::StackSlotZero | 1);
EXPECT_EQ(Register::index2StackSlot(-1),
Register::StackSlotZero | Register::StackSlotMask);
int MaxPowOf2 = 1 << (Register::MaxFrameIndexBitwidth - 1);
// Check the highest possible value of frame index
EXPECT_EQ(Register::index2StackSlot(MaxPowOf2 - 1),
Register::StackSlotZero | (MaxPowOf2 - 1));
// Check the lowest possible value of frame index
EXPECT_EQ(Register::index2StackSlot(-MaxPowOf2),
Register::StackSlotZero | (-MaxPowOf2 & Register::StackSlotMask));
}
TEST(RegisterTest, StackSlotIndex) {
int MaxPowOf2 = 1 << (Register::MaxFrameIndexBitwidth - 1);
std::vector<int> FIs = {0, 1 - 1, MaxPowOf2 - 1, -MaxPowOf2};
for (int FI : FIs) {
Register Reg = Register::index2StackSlot(FI);
EXPECT_EQ(Reg.stackSlotIndex(), FI);
}
}
} // end namespace
|
