aboutsummaryrefslogtreecommitdiff
path: root/llvm/test/Transforms/SLPVectorizer/X86/revec-getAltInstrMask.ll
blob: 8380b1cb5f850dc10cf8dcfbd10c02559f07825c (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
; NOTE: Assertions have been autogenerated by utils/update_test_checks.py
; RUN: opt -mtriple=x86_64-unknown-linux-gnu -mattr=+avx -passes=slp-vectorizer -S -slp-revec %s | FileCheck %s

define i32 @test() {
; CHECK-LABEL: @test(
; CHECK-NEXT:  entry:
; CHECK-NEXT:    [[WIDE_LOAD:%.*]] = load <16 x i8>, ptr null, align 1
; CHECK-NEXT:    [[WIDE_LOAD136:%.*]] = load <16 x i8>, ptr null, align 1
; CHECK-NEXT:    [[WIDE_LOAD137:%.*]] = load <16 x i8>, ptr null, align 1
; CHECK-NEXT:    [[WIDE_LOAD138:%.*]] = load <16 x i8>, ptr null, align 1
; CHECK-NEXT:    [[TMP0:%.*]] = insertelement <16 x i8> zeroinitializer, i8 0, i64 0
; CHECK-NEXT:    [[TMP1:%.*]] = insertelement <16 x i8> zeroinitializer, i8 0, i64 0
; CHECK-NEXT:    [[TMP2:%.*]] = or <16 x i8> [[WIDE_LOAD]], zeroinitializer
; CHECK-NEXT:    [[TMP3:%.*]] = or <16 x i8> [[WIDE_LOAD136]], zeroinitializer
; CHECK-NEXT:    [[TMP4:%.*]] = or <16 x i8> [[WIDE_LOAD137]], zeroinitializer
; CHECK-NEXT:    [[TMP5:%.*]] = or <16 x i8> [[WIDE_LOAD138]], zeroinitializer
; CHECK-NEXT:    [[TMP6:%.*]] = icmp ult <16 x i8> [[TMP2]], zeroinitializer
; CHECK-NEXT:    [[TMP7:%.*]] = icmp ult <16 x i8> [[TMP3]], zeroinitializer
; CHECK-NEXT:    [[TMP8:%.*]] = icmp ult <16 x i8> [[TMP4]], zeroinitializer
; CHECK-NEXT:    [[TMP9:%.*]] = icmp ult <16 x i8> [[TMP5]], zeroinitializer
; CHECK-NEXT:    [[TMP10:%.*]] = or <16 x i8> [[TMP0]], zeroinitializer
; CHECK-NEXT:    [[TMP11:%.*]] = or <16 x i8> [[TMP1]], zeroinitializer
; CHECK-NEXT:    [[TMP12:%.*]] = icmp ult <16 x i8> [[TMP10]], zeroinitializer
; CHECK-NEXT:    [[TMP13:%.*]] = icmp ult <16 x i8> [[TMP11]], zeroinitializer
; CHECK-NEXT:    ret i32 0
;
entry:
  %wide.load = load <16 x i8>, ptr null, align 1
  %wide.load136 = load <16 x i8>, ptr null, align 1
  %wide.load137 = load <16 x i8>, ptr null, align 1
  %wide.load138 = load <16 x i8>, ptr null, align 1
  %0 = insertelement <16 x i8> zeroinitializer, i8 0, i64 0
  %1 = insertelement <16 x i8> zeroinitializer, i8 0, i64 0
  %2 = or <16 x i8> %wide.load, zeroinitializer
  %3 = or <16 x i8> %wide.load136, zeroinitializer
  %4 = or <16 x i8> %wide.load137, zeroinitializer
  %5 = or <16 x i8> %wide.load138, zeroinitializer
  %6 = icmp ult <16 x i8> %2, zeroinitializer
  %7 = icmp ult <16 x i8> %3, zeroinitializer
  %8 = icmp ult <16 x i8> %4, zeroinitializer
  %9 = icmp ult <16 x i8> %5, zeroinitializer
  %10 = or <16 x i8> %0, zeroinitializer
  %11 = or <16 x i8> %1, zeroinitializer
  %12 = icmp ult <16 x i8> %10, zeroinitializer
  %13 = icmp ult <16 x i8> %11, zeroinitializer
  ret i32 0
}