1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
|
; NOTE: Assertions have been autogenerated by utils/update_test_checks.py UTC_ARGS: --version 6
; RUN: opt -passes=slp-vectorizer -S -slp-threshold=-99999 -mtriple=x86_64-unknown-linux-gnu < %s | FileCheck %s
define void @test() {
; CHECK-LABEL: define void @test() {
; CHECK-NEXT: [[BB:.*]]:
; CHECK-NEXT: switch i32 0, label %[[BB1:.*]] [
; CHECK-NEXT: i32 -4, label %[[BB4:.*]]
; CHECK-NEXT: i32 -1, label %[[BB4]]
; CHECK-NEXT: i32 1, label %[[BB4]]
; CHECK-NEXT: i32 2, label %[[BB4]]
; CHECK-NEXT: i32 5, label %[[BB4]]
; CHECK-NEXT: i32 7, label %[[BB4]]
; CHECK-NEXT: i32 8, label %[[BB4]]
; CHECK-NEXT: i32 11, label %[[BB4]]
; CHECK-NEXT: i32 13, label %[[BB4]]
; CHECK-NEXT: i32 21, label %[[BB4]]
; CHECK-NEXT: i32 17, label %[[BB4]]
; CHECK-NEXT: i32 19, label %[[BB4]]
; CHECK-NEXT: ]
; CHECK: [[BB1]]:
; CHECK-NEXT: [[TMP0:%.*]] = ashr <2 x i32> zeroinitializer, <i32 1, i32 0>
; CHECK-NEXT: [[TMP1:%.*]] = or <2 x i32> zeroinitializer, <i32 1, i32 0>
; CHECK-NEXT: [[TMP2:%.*]] = shufflevector <2 x i32> [[TMP0]], <2 x i32> [[TMP1]], <2 x i32> <i32 0, i32 3>
; CHECK-NEXT: switch i32 0, label %[[BB4]] [
; CHECK-NEXT: i32 -4, label %[[BB4]]
; CHECK-NEXT: i32 -1, label %[[BB4]]
; CHECK-NEXT: i32 1, label %[[BB4]]
; CHECK-NEXT: i32 2, label %[[BB4]]
; CHECK-NEXT: i32 5, label %[[BB4]]
; CHECK-NEXT: i32 7, label %[[BB4]]
; CHECK-NEXT: i32 8, label %[[BB4]]
; CHECK-NEXT: i32 11, label %[[BB4]]
; CHECK-NEXT: i32 13, label %[[BB4]]
; CHECK-NEXT: i32 21, label %[[BB4]]
; CHECK-NEXT: i32 17, label %[[BB4]]
; CHECK-NEXT: i32 19, label %[[BB4]]
; CHECK-NEXT: ]
; CHECK: [[BB4]]:
; CHECK-NEXT: [[TMP3:%.*]] = phi <2 x i32> [ [[TMP2]], %[[BB1]] ], [ [[TMP2]], %[[BB1]] ], [ [[TMP2]], %[[BB1]] ], [ [[TMP2]], %[[BB1]] ], [ [[TMP2]], %[[BB1]] ], [ [[TMP2]], %[[BB1]] ], [ [[TMP2]], %[[BB1]] ], [ [[TMP2]], %[[BB1]] ], [ [[TMP2]], %[[BB1]] ], [ [[TMP2]], %[[BB1]] ], [ [[TMP2]], %[[BB1]] ], [ zeroinitializer, %[[BB]] ], [ zeroinitializer, %[[BB]] ], [ zeroinitializer, %[[BB]] ], [ zeroinitializer, %[[BB]] ], [ zeroinitializer, %[[BB]] ], [ zeroinitializer, %[[BB]] ], [ zeroinitializer, %[[BB]] ], [ zeroinitializer, %[[BB]] ], [ zeroinitializer, %[[BB]] ], [ zeroinitializer, %[[BB]] ], [ zeroinitializer, %[[BB]] ], [ zeroinitializer, %[[BB]] ], [ [[TMP2]], %[[BB1]] ], [ [[TMP2]], %[[BB1]] ]
; CHECK-NEXT: ret void
;
bb:
%ashr = ashr i32 0, 0
%add = add i32 0, 0
switch i32 0, label %bb1 [
i32 -4, label %bb4
i32 -1, label %bb4
i32 1, label %bb4
i32 2, label %bb4
i32 5, label %bb4
i32 7, label %bb4
i32 8, label %bb4
i32 11, label %bb4
i32 13, label %bb4
i32 21, label %bb4
i32 17, label %bb4
i32 19, label %bb4
]
bb1:
%add2 = add i32 0, 0
%ashr3 = ashr i32 %add2, 1
%xor = xor i32 0, 0
%or = or i32 %xor, %ashr
switch i32 0, label %bb4 [
i32 -4, label %bb4
i32 -1, label %bb4
i32 1, label %bb4
i32 2, label %bb4
i32 5, label %bb4
i32 7, label %bb4
i32 8, label %bb4
i32 11, label %bb4
i32 13, label %bb4
i32 21, label %bb4
i32 17, label %bb4
i32 19, label %bb4
]
bb4:
%phi = phi i32 [ %ashr3, %bb1 ], [ %ashr3, %bb1 ], [ %ashr3, %bb1 ], [ %ashr3, %bb1 ], [ %ashr3, %bb1 ], [ %ashr3, %bb1 ], [ %ashr3, %bb1 ], [ %ashr3, %bb1 ], [ %ashr3, %bb1 ], [ %ashr3, %bb1 ], [ %ashr3, %bb1 ], [ %ashr, %bb ], [ %ashr, %bb ], [ %ashr, %bb ], [ %ashr, %bb ], [ %ashr, %bb ], [ %ashr, %bb ], [ %ashr, %bb ], [ %ashr, %bb ], [ %ashr, %bb ], [ %ashr, %bb ], [ %ashr, %bb ], [ %ashr, %bb ], [ %ashr3, %bb1 ], [ %ashr3, %bb1 ]
%phi5 = phi i32 [ %or, %bb1 ], [ %or, %bb1 ], [ %or, %bb1 ], [ %or, %bb1 ], [ %or, %bb1 ], [ %or, %bb1 ], [ %or, %bb1 ], [ %or, %bb1 ], [ %or, %bb1 ], [ %or, %bb1 ], [ %or, %bb1 ], [ %add, %bb ], [ %add, %bb ], [ %add, %bb ], [ %add, %bb ], [ %add, %bb ], [ %add, %bb ], [ %add, %bb ], [ %add, %bb ], [ %add, %bb ], [ %add, %bb ], [ %add, %bb ], [ %add, %bb ], [ %or, %bb1 ], [ %or, %bb1 ]
ret void
}
|
