aboutsummaryrefslogtreecommitdiff
path: root/llvm/test/Transforms/MoveAutoInit/loop-store.ll
blob: 11c02120a92aa1bd9545f01d5ab9c9597fdcc602 (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
; NOTE: Assertions have been autogenerated by utils/update_test_checks.py UTC_ARGS: --version 2
; RUN: opt -passes=move-auto-init -S < %s | FileCheck %s


define i8 @test_no_update(i32 %a, i32 %b) {
; CHECK-LABEL: define i8 @test_no_update
; CHECK-SAME: (i32 [[A:%.*]], i32 [[B:%.*]]) {
; CHECK-NEXT:  lbl_653:
; CHECK-NEXT:    [[L_580:%.*]] = alloca i32, align 4
; CHECK-NEXT:    store i32 1, ptr [[L_580]], align 4
; CHECK-NEXT:    br i1 true, label [[LBL_629:%.*]], label [[IF_THEN:%.*]]
; CHECK:       if.then:
; CHECK-NEXT:    br label [[IF_END:%.*]]
; CHECK:       lbl_629:
; CHECK-NEXT:    br label [[IF_END]]
; CHECK:       if.end:
; CHECK-NEXT:    [[TMP0:%.*]] = load i32, ptr [[L_580]], align 4
; CHECK-NEXT:    [[TOBOOL223_NOT:%.*]] = icmp eq i32 [[TMP0]], 0
; CHECK-NEXT:    br i1 [[TOBOOL223_NOT]], label [[LOR_RHS224:%.*]], label [[LOR_END230:%.*]]
; CHECK:       lor.rhs224:
; CHECK-NEXT:    [[TMP:%.*]] = alloca i8, align 1
; CHECK-NEXT:    store i8 0, ptr [[TMP]], align 1
; CHECK-NEXT:    br label [[LOR_END230]]
; CHECK:       lor.end230:
; CHECK-NEXT:    br i1 true, label [[FOR_INC456_1:%.*]], label [[LBL_629]]
; CHECK:       for.inc456.1:
; CHECK-NEXT:    ret i8 0
;

lbl_653:
  %l_580 = alloca i32, align 4
  store i32 1, ptr %l_580, align 4, !annotation !0
  br i1 true, label %lbl_629, label %if.then

if.then:                                          ; preds = %lbl_653
  br label %if.end

lbl_629:                                          ; preds = %lor.end230, %lbl_653
  br label %if.end

if.end:                                           ; preds = %lbl_629, %if.then
  %0 = load i32, ptr %l_580, align 4
  %tobool223.not = icmp eq i32 %0, 0
  br i1 %tobool223.not, label %lor.rhs224, label %lor.end230

lor.rhs224:                                       ; preds = %if.end
  %tmp = alloca i8, align 1
  store i8 0, ptr %tmp, align 1
  br label %lor.end230

lor.end230:                                       ; preds = %lor.rhs224, %if.end
  br i1 true, label %for.inc456.1, label %lbl_629

for.inc456.1:                                     ; preds = %lor.end230
  ret i8 0
}


!0 = !{!"auto-init"}