1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
|
; NOTE: Assertions have been autogenerated by utils/update_test_checks.py
; RUN: opt -S -passes=indvars -verify-scev %s | FileCheck %s
target datalayout = "e-m:e-i64:64-f80:128-n8:16:32:64-S128-ni:1"
target triple = "x86_64-unknown-linux-gnu"
define i32 @testDiv(ptr %p, ptr %p1) {
; CHECK-LABEL: @testDiv(
; CHECK-NEXT: entry:
; CHECK-NEXT: br label [[LOOP1:%.*]]
; CHECK: loop1:
; CHECK-NEXT: [[INDVARS_IV:%.*]] = phi i64 [ [[INDVARS_IV_NEXT:%.*]], [[LOOP2_EXIT:%.*]] ], [ 8, [[ENTRY:%.*]] ]
; CHECK-NEXT: [[EXITCOND:%.*]] = icmp eq i64 [[INDVARS_IV]], 15
; CHECK-NEXT: br i1 [[EXITCOND]], label [[EXIT:%.*]], label [[GENERAL_CASE24:%.*]]
; CHECK: general_case24:
; CHECK-NEXT: br i1 false, label [[LOOP2_PREHEADER:%.*]], label [[LOOP2_EXIT]]
; CHECK: loop2.preheader:
; CHECK-NEXT: br label [[LOOP2:%.*]]
; CHECK: loop2:
; CHECK-NEXT: [[I4:%.*]] = load atomic i64, ptr [[P1:%.*]] unordered, align 8
; CHECK-NEXT: [[I6:%.*]] = sub i64 [[I4]], -1
; CHECK-NEXT: store atomic i64 [[I6]], ptr [[P1]] unordered, align 8
; CHECK-NEXT: br i1 true, label [[LOOP2_EXIT_LOOPEXIT:%.*]], label [[LOOP2]]
; CHECK: loop2.exit.loopexit:
; CHECK-NEXT: br label [[LOOP2_EXIT]]
; CHECK: loop2.exit:
; CHECK-NEXT: [[INDVARS_IV_NEXT]] = add nuw nsw i64 [[INDVARS_IV]], 1
; CHECK-NEXT: br i1 false, label [[EXIT]], label [[LOOP1]]
; CHECK: exit:
; CHECK-NEXT: ret i32 0
;
entry:
br label %loop1
loop1: ; preds = %loop2.exit, %entry
%local_0_ = phi i32 [ 8, %entry ], [ %i9, %loop2.exit ]
%local_2_ = phi i32 [ 63864, %entry ], [ %local_2_43, %loop2.exit ]
%local_3_ = phi i32 [ 51, %entry ], [ %local_3_44, %loop2.exit ]
%i = udiv i32 14, %local_0_
%i1 = icmp ugt i32 %local_0_, 14
br i1 %i1, label %exit, label %general_case24
general_case24: ; preds = %loop1
%i2 = udiv i32 60392, %i
br i1 false, label %loop2, label %loop2.exit
loop2: ; preds = %loop2, %general_case24
%local_1_56 = phi i32 [ %i2, %general_case24 ], [ %i3, %loop2 ]
%local_2_57 = phi i32 [ 1, %general_case24 ], [ %i7, %loop2 ]
%i3 = add i32 %local_1_56, -1
%i4 = load atomic i64, ptr %p1 unordered, align 8
%i5 = sext i32 %i3 to i64
%i6 = sub i64 %i4, %i5
store atomic i64 %i6, ptr %p1 unordered, align 8
%i7 = add nuw nsw i32 %local_2_57, 1
%i8 = icmp ugt i32 %local_2_57, 7
br i1 %i8, label %loop2.exit, label %loop2
loop2.exit: ; preds = %loop2, %general_case24
%local_2_43 = phi i32 [ %local_2_, %general_case24 ], [ 9, %loop2 ]
%local_3_44 = phi i32 [ %local_3_, %general_case24 ], [ %local_1_56, %loop2 ]
%i9 = add nuw nsw i32 %local_0_, 1
%i10 = icmp ugt i32 %local_0_, 129
br i1 %i10, label %exit, label %loop1
exit: ; preds = %loop2.exit, %loop1
ret i32 0
}
define i32 @testRem(ptr %p, ptr %p1) {
; CHECK-LABEL: @testRem(
; CHECK-NEXT: entry:
; CHECK-NEXT: br label [[LOOP1:%.*]]
; CHECK: loop1:
; CHECK-NEXT: [[LOCAL_0_:%.*]] = phi i32 [ 8, [[ENTRY:%.*]] ], [ [[I9:%.*]], [[LOOP2_EXIT:%.*]] ]
; CHECK-NEXT: [[EXITCOND:%.*]] = icmp eq i32 [[LOCAL_0_]], 15
; CHECK-NEXT: br i1 [[EXITCOND]], label [[EXIT:%.*]], label [[GENERAL_CASE24:%.*]]
; CHECK: general_case24:
; CHECK-NEXT: br i1 false, label [[LOOP2_PREHEADER:%.*]], label [[LOOP2_EXIT]]
; CHECK: loop2.preheader:
; CHECK-NEXT: br label [[LOOP2:%.*]]
; CHECK: loop2:
; CHECK-NEXT: [[I4:%.*]] = load atomic i64, ptr [[P1:%.*]] unordered, align 8
; CHECK-NEXT: [[I6:%.*]] = sub i64 [[I4]], -1
; CHECK-NEXT: store atomic i64 [[I6]], ptr [[P1]] unordered, align 8
; CHECK-NEXT: br i1 true, label [[LOOP2_EXIT_LOOPEXIT:%.*]], label [[LOOP2]]
; CHECK: loop2.exit.loopexit:
; CHECK-NEXT: br label [[LOOP2_EXIT]]
; CHECK: loop2.exit:
; CHECK-NEXT: [[I9]] = add nuw nsw i32 [[LOCAL_0_]], 1
; CHECK-NEXT: br i1 false, label [[EXIT]], label [[LOOP1]]
; CHECK: exit:
; CHECK-NEXT: ret i32 0
;
entry:
br label %loop1
loop1: ; preds = %loop2.exit, %entry
%local_0_ = phi i32 [ 8, %entry ], [ %i9, %loop2.exit ]
%local_2_ = phi i32 [ 63864, %entry ], [ %local_2_43, %loop2.exit ]
%local_3_ = phi i32 [ 51, %entry ], [ %local_3_44, %loop2.exit ]
%i = udiv i32 14, %local_0_
%i1 = icmp ugt i32 %local_0_, 14
br i1 %i1, label %exit, label %general_case24
general_case24: ; preds = %loop1
%i2 = urem i32 60392, %i
br i1 false, label %loop2, label %loop2.exit
loop2: ; preds = %loop2, %general_case24
%local_1_56 = phi i32 [ %i2, %general_case24 ], [ %i3, %loop2 ]
%local_2_57 = phi i32 [ 1, %general_case24 ], [ %i7, %loop2 ]
%i3 = add i32 %local_1_56, -1
%i4 = load atomic i64, ptr %p1 unordered, align 8
%i5 = sext i32 %i3 to i64
%i6 = sub i64 %i4, %i5
store atomic i64 %i6, ptr %p1 unordered, align 8
%i7 = add nuw nsw i32 %local_2_57, 1
%i8 = icmp ugt i32 %local_2_57, 7
br i1 %i8, label %loop2.exit, label %loop2
loop2.exit: ; preds = %loop2, %general_case24
%local_2_43 = phi i32 [ %local_2_, %general_case24 ], [ 9, %loop2 ]
%local_3_44 = phi i32 [ %local_3_, %general_case24 ], [ %local_1_56, %loop2 ]
%i9 = add nuw nsw i32 %local_0_, 1
%i10 = icmp ugt i32 %local_0_, 129
br i1 %i10, label %exit, label %loop1
exit: ; preds = %loop2.exit, %loop1
ret i32 0
}
|
