machine-function-info-register-parse-error1.mir\AMDGPU\MIR\CodeGen\test\llvm - riscv-gnu-toolchain/llvm.git - Unnamed repository; edit this file 'description' to name the repository.

index : riscv-gnu-toolchain/llvm.git

Unnamed repository; edit this file 'description' to name the repository.

root

about summary refs log tree commit diff

path: root/llvm/test/CodeGen/MIR/AMDGPU/machine-function-info-register-parse-error1.mir

blob: f6b313f031fd4e143569b6861c9f52f4fe93b057 (plain)

# RUN: not llc -mtriple=amdgcn -run-pass none -filetype=null %s 2>&1 | FileCheck %s
---
name: noreg_rsrc_reg
machineFunctionInfo:
  scratchRSrcReg:  '$noreg'
# CHECK: :[[@LINE-1]]:{{[0-9]+}}: incorrect register class for field
body:             |
  bb.0:

    S_ENDPGM
...