1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
|
; NOTE: Assertions have been autogenerated by utils/update_llc_test_checks.py UTC_ARGS: --version 6
; RUN: llc --mtriple=loongarch32 --mattr=+32s,+lasx < %s | FileCheck %s
; RUN: llc --mtriple=loongarch64 --mattr=+lasx < %s | FileCheck %s
define void @minnum_v8f32(ptr %res, ptr %x, ptr %y) nounwind {
; CHECK-LABEL: minnum_v8f32:
; CHECK: # %bb.0: # %entry
; CHECK-NEXT: xvld $xr0, $a2, 0
; CHECK-NEXT: xvld $xr1, $a1, 0
; CHECK-NEXT: xvpickve.w $xr2, $xr0, 5
; CHECK-NEXT: xvpickve.w $xr3, $xr1, 5
; CHECK-NEXT: fmin.s $fa2, $fa3, $fa2
; CHECK-NEXT: xvpickve.w $xr3, $xr0, 4
; CHECK-NEXT: xvpickve.w $xr4, $xr1, 4
; CHECK-NEXT: fmin.s $fa3, $fa4, $fa3
; CHECK-NEXT: vextrins.w $vr3, $vr2, 16
; CHECK-NEXT: xvpickve.w $xr2, $xr0, 6
; CHECK-NEXT: xvpickve.w $xr4, $xr1, 6
; CHECK-NEXT: fmin.s $fa2, $fa4, $fa2
; CHECK-NEXT: vextrins.w $vr3, $vr2, 32
; CHECK-NEXT: xvpickve.w $xr2, $xr0, 7
; CHECK-NEXT: xvpickve.w $xr4, $xr1, 7
; CHECK-NEXT: fmin.s $fa2, $fa4, $fa2
; CHECK-NEXT: vextrins.w $vr3, $vr2, 48
; CHECK-NEXT: xvpickve.w $xr2, $xr0, 1
; CHECK-NEXT: xvpickve.w $xr4, $xr1, 1
; CHECK-NEXT: fmin.s $fa2, $fa4, $fa2
; CHECK-NEXT: xvpickve.w $xr4, $xr0, 0
; CHECK-NEXT: xvpickve.w $xr5, $xr1, 0
; CHECK-NEXT: fmin.s $fa4, $fa5, $fa4
; CHECK-NEXT: vextrins.w $vr4, $vr2, 16
; CHECK-NEXT: xvpickve.w $xr2, $xr0, 2
; CHECK-NEXT: xvpickve.w $xr5, $xr1, 2
; CHECK-NEXT: fmin.s $fa2, $fa5, $fa2
; CHECK-NEXT: vextrins.w $vr4, $vr2, 32
; CHECK-NEXT: xvpickve.w $xr0, $xr0, 3
; CHECK-NEXT: xvpickve.w $xr1, $xr1, 3
; CHECK-NEXT: fmin.s $fa0, $fa1, $fa0
; CHECK-NEXT: vextrins.w $vr4, $vr0, 48
; CHECK-NEXT: xvpermi.q $xr4, $xr3, 2
; CHECK-NEXT: xvst $xr4, $a0, 0
; CHECK-NEXT: ret
entry:
%v0 = load <8 x float>, ptr %x
%v1 = load <8 x float>, ptr %y
%r = call <8 x float> @llvm.minnum.v8f32(<8 x float> %v0, <8 x float> %v1)
store <8 x float> %r, ptr %res
ret void
}
define void @minnum_v4f64(ptr %res, ptr %x, ptr %y) nounwind {
; CHECK-LABEL: minnum_v4f64:
; CHECK: # %bb.0: # %entry
; CHECK-NEXT: xvld $xr0, $a2, 0
; CHECK-NEXT: xvld $xr1, $a1, 0
; CHECK-NEXT: xvpickve.d $xr2, $xr0, 3
; CHECK-NEXT: xvpickve.d $xr3, $xr1, 3
; CHECK-NEXT: fmin.d $fa2, $fa3, $fa2
; CHECK-NEXT: xvpickve.d $xr3, $xr0, 2
; CHECK-NEXT: xvpickve.d $xr4, $xr1, 2
; CHECK-NEXT: fmin.d $fa3, $fa4, $fa3
; CHECK-NEXT: vextrins.d $vr3, $vr2, 16
; CHECK-NEXT: xvpickve.d $xr2, $xr0, 1
; CHECK-NEXT: xvpickve.d $xr4, $xr1, 1
; CHECK-NEXT: fmin.d $fa2, $fa4, $fa2
; CHECK-NEXT: xvpickve.d $xr0, $xr0, 0
; CHECK-NEXT: xvpickve.d $xr1, $xr1, 0
; CHECK-NEXT: fmin.d $fa0, $fa1, $fa0
; CHECK-NEXT: vextrins.d $vr0, $vr2, 16
; CHECK-NEXT: xvpermi.q $xr0, $xr3, 2
; CHECK-NEXT: xvst $xr0, $a0, 0
; CHECK-NEXT: ret
entry:
%v0 = load <4 x double>, ptr %x
%v1 = load <4 x double>, ptr %y
%r = call <4 x double> @llvm.minnum.v4f64(<4 x double> %v0, <4 x double> %v1)
store <4 x double> %r, ptr %res
ret void
}
define void @maxnum_v8f32(ptr %res, ptr %x, ptr %y) nounwind {
; CHECK-LABEL: maxnum_v8f32:
; CHECK: # %bb.0: # %entry
; CHECK-NEXT: xvld $xr0, $a2, 0
; CHECK-NEXT: xvld $xr1, $a1, 0
; CHECK-NEXT: xvpickve.w $xr2, $xr0, 5
; CHECK-NEXT: xvpickve.w $xr3, $xr1, 5
; CHECK-NEXT: fmax.s $fa2, $fa3, $fa2
; CHECK-NEXT: xvpickve.w $xr3, $xr0, 4
; CHECK-NEXT: xvpickve.w $xr4, $xr1, 4
; CHECK-NEXT: fmax.s $fa3, $fa4, $fa3
; CHECK-NEXT: vextrins.w $vr3, $vr2, 16
; CHECK-NEXT: xvpickve.w $xr2, $xr0, 6
; CHECK-NEXT: xvpickve.w $xr4, $xr1, 6
; CHECK-NEXT: fmax.s $fa2, $fa4, $fa2
; CHECK-NEXT: vextrins.w $vr3, $vr2, 32
; CHECK-NEXT: xvpickve.w $xr2, $xr0, 7
; CHECK-NEXT: xvpickve.w $xr4, $xr1, 7
; CHECK-NEXT: fmax.s $fa2, $fa4, $fa2
; CHECK-NEXT: vextrins.w $vr3, $vr2, 48
; CHECK-NEXT: xvpickve.w $xr2, $xr0, 1
; CHECK-NEXT: xvpickve.w $xr4, $xr1, 1
; CHECK-NEXT: fmax.s $fa2, $fa4, $fa2
; CHECK-NEXT: xvpickve.w $xr4, $xr0, 0
; CHECK-NEXT: xvpickve.w $xr5, $xr1, 0
; CHECK-NEXT: fmax.s $fa4, $fa5, $fa4
; CHECK-NEXT: vextrins.w $vr4, $vr2, 16
; CHECK-NEXT: xvpickve.w $xr2, $xr0, 2
; CHECK-NEXT: xvpickve.w $xr5, $xr1, 2
; CHECK-NEXT: fmax.s $fa2, $fa5, $fa2
; CHECK-NEXT: vextrins.w $vr4, $vr2, 32
; CHECK-NEXT: xvpickve.w $xr0, $xr0, 3
; CHECK-NEXT: xvpickve.w $xr1, $xr1, 3
; CHECK-NEXT: fmax.s $fa0, $fa1, $fa0
; CHECK-NEXT: vextrins.w $vr4, $vr0, 48
; CHECK-NEXT: xvpermi.q $xr4, $xr3, 2
; CHECK-NEXT: xvst $xr4, $a0, 0
; CHECK-NEXT: ret
entry:
%v0 = load <8 x float>, ptr %x
%v1 = load <8 x float>, ptr %y
%r = call <8 x float> @llvm.maxnum.v8f32(<8 x float> %v0, <8 x float> %v1)
store <8 x float> %r, ptr %res
ret void
}
define void @maxnum_v4f64(ptr %res, ptr %x, ptr %y) nounwind {
; CHECK-LABEL: maxnum_v4f64:
; CHECK: # %bb.0: # %entry
; CHECK-NEXT: xvld $xr0, $a2, 0
; CHECK-NEXT: xvld $xr1, $a1, 0
; CHECK-NEXT: xvpickve.d $xr2, $xr0, 3
; CHECK-NEXT: xvpickve.d $xr3, $xr1, 3
; CHECK-NEXT: fmax.d $fa2, $fa3, $fa2
; CHECK-NEXT: xvpickve.d $xr3, $xr0, 2
; CHECK-NEXT: xvpickve.d $xr4, $xr1, 2
; CHECK-NEXT: fmax.d $fa3, $fa4, $fa3
; CHECK-NEXT: vextrins.d $vr3, $vr2, 16
; CHECK-NEXT: xvpickve.d $xr2, $xr0, 1
; CHECK-NEXT: xvpickve.d $xr4, $xr1, 1
; CHECK-NEXT: fmax.d $fa2, $fa4, $fa2
; CHECK-NEXT: xvpickve.d $xr0, $xr0, 0
; CHECK-NEXT: xvpickve.d $xr1, $xr1, 0
; CHECK-NEXT: fmax.d $fa0, $fa1, $fa0
; CHECK-NEXT: vextrins.d $vr0, $vr2, 16
; CHECK-NEXT: xvpermi.q $xr0, $xr3, 2
; CHECK-NEXT: xvst $xr0, $a0, 0
; CHECK-NEXT: ret
entry:
%v0 = load <4 x double>, ptr %x
%v1 = load <4 x double>, ptr %y
%r = call <4 x double> @llvm.maxnum.v4f64(<4 x double> %v0, <4 x double> %v1)
store <4 x double> %r, ptr %res
ret void
}
declare <8 x float> @llvm.minnum.v8f32(<8 x float>, <8 x float>)
declare <4 x double> @llvm.minnum.v4f64(<4 x double>, <4 x double>)
declare <8 x float> @llvm.maxnum.v8f32(<8 x float>, <8 x float>)
declare <4 x double> @llvm.maxnum.v4f64(<4 x double>, <4 x double>)
|
