llvm/test/CodeGen/LoongArch/ir-instruction/fence-singlethread.ll


1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17

; NOTE: Assertions have been autogenerated by utils/update_llc_test_checks.py
; RUN: llc --mtriple=loongarch32 -mattr=+d < %s | FileCheck %s --check-prefix=LA32
; RUN: llc --mtriple=loongarch64 -mattr=+d < %s | FileCheck %s --check-prefix=LA64

define void @fence_singlethread() {
; LA32-LABEL: fence_singlethread:
; LA32:       # %bb.0:
; LA32-NEXT:    #MEMBARRIER
; LA32-NEXT:    ret
;
; LA64-LABEL: fence_singlethread:
; LA64:       # %bb.0:
; LA64-NEXT:    #MEMBARRIER
; LA64-NEXT:    ret
  fence syncscope("singlethread") seq_cst
  ret void
}