llvm/test/CodeGen/Hexagon/isel-exti1.ll


1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22

; RUN: llc -O0 -mtriple=hexagon < %s | FileCheck %s

; CHECK-LABEL: sexti1
; CHECK: r[[REG:[0-9]+]] = mux(p{{[0-3]}},#-1,#0)
; CHECK: combine(r[[REG]],r[[REG]])
define i64 @sexti1(i64 %a0, i64 %a1) {
entry:
  %t0 = icmp ult i64 %a0, %a1
  %t1 = sext i1 %t0 to i64
  ret i64 %t1
}

; CHECK-LABEL: zexti1
; CHECK: r[[REG:[0-9]+]] = mux(p{{[0-3]}},#1,#0)
; CHECK: combine(#0,r[[REG]])
define i64 @zexti1(i64 %a0, i64 %a1) {
entry:
  %t0 = icmp ult i64 %a0, %a1
  %t1 = zext i1 %t0 to i64
  ret i64 %t1
}