1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
|
; NOTE: Assertions have been autogenerated by utils/update_llc_test_checks.py UTC_ARGS: --version 5
; RUN: opt -mtriple=amdgcn-amd-amdhsa -p simplifycfg,amdgpu-unify-divergent-exit-nodes %s -S -o - | FileCheck %s --check-prefix=OPT
; RUN: llc -mtriple=amdgcn-amd-amdhsa %s -o - | FileCheck %s --check-prefix=ISA
define void @nested_inf_loop(i1 %0, i1 %1) {
; OPT-LABEL: define void @nested_inf_loop(
; OPT-SAME: i1 [[TMP0:%.*]], i1 [[TMP1:%.*]]) {
; OPT-NEXT: [[BB:.*:]]
; OPT-NEXT: br label %[[BB1:.*]]
; OPT: [[BB1]]:
; OPT-NEXT: [[BRMERGE:%.*]] = select i1 [[TMP0]], i1 true, i1 [[TMP1]]
; OPT-NEXT: br i1 [[BRMERGE]], label %[[BB1]], label %[[INFLOOP:.*]]
; OPT: [[INFLOOP]]:
; OPT-NEXT: br i1 true, label %[[INFLOOP]], label %[[DUMMYRETURNBLOCK:.*]]
; OPT: [[DUMMYRETURNBLOCK]]:
; OPT-NEXT: ret void
;
; ISA-LABEL: nested_inf_loop:
; ISA: ; %bb.0: ; %BB
; ISA-NEXT: s_waitcnt vmcnt(0) expcnt(0) lgkmcnt(0)
; ISA-NEXT: v_and_b32_e32 v1, 1, v1
; ISA-NEXT: v_and_b32_e32 v0, 1, v0
; ISA-NEXT: v_cmp_eq_u32_e64 s[4:5], 1, v1
; ISA-NEXT: v_cmp_ne_u32_e64 s[6:7], 1, v0
; ISA-NEXT: s_mov_b64 s[8:9], 0
; ISA-NEXT: .LBB0_1: ; %BB1
; ISA-NEXT: ; =>This Loop Header: Depth=1
; ISA-NEXT: ; Child Loop BB0_3 Depth 2
; ISA-NEXT: s_and_b64 s[10:11], exec, s[6:7]
; ISA-NEXT: s_or_b64 s[8:9], s[10:11], s[8:9]
; ISA-NEXT: s_andn2_b64 exec, exec, s[8:9]
; ISA-NEXT: s_cbranch_execnz .LBB0_1
; ISA-NEXT: ; %bb.2: ; %BB2
; ISA-NEXT: ; in Loop: Header=BB0_1 Depth=1
; ISA-NEXT: s_or_b64 exec, exec, s[8:9]
; ISA-NEXT: s_mov_b64 s[8:9], 0
; ISA-NEXT: .LBB0_3: ; %BB4
; ISA-NEXT: ; Parent Loop BB0_1 Depth=1
; ISA-NEXT: ; => This Inner Loop Header: Depth=2
; ISA-NEXT: s_and_b64 s[10:11], exec, s[4:5]
; ISA-NEXT: s_or_b64 s[8:9], s[10:11], s[8:9]
; ISA-NEXT: s_andn2_b64 exec, exec, s[8:9]
; ISA-NEXT: s_cbranch_execnz .LBB0_3
; ISA-NEXT: ; %bb.4: ; %loop.exit.guard
; ISA-NEXT: ; in Loop: Header=BB0_1 Depth=1
; ISA-NEXT: s_or_b64 exec, exec, s[8:9]
; ISA-NEXT: s_mov_b64 vcc, 0
; ISA-NEXT: s_mov_b64 s[8:9], 0
; ISA-NEXT: s_branch .LBB0_1
; ISA-NEXT: ; %bb.5: ; %DummyReturnBlock
; ISA-NEXT: s_setpc_b64 s[30:31]
BB:
br label %BB1
BB1:
br i1 %0, label %BB3, label %BB2
BB2:
br label %BB4
BB4:
br i1 %1, label %BB3, label %BB4
BB3:
br label %BB1
}
define void @nested_inf_loop_callbr(i32 %0, i32 %1) {
; OPT-LABEL: define void @nested_inf_loop_callbr(
; OPT-SAME: i32 [[TMP0:%.*]], i32 [[TMP1:%.*]]) {
; OPT-NEXT: [[BB:.*:]]
; OPT-NEXT: callbr void asm "", ""()
; OPT-NEXT: to label %[[BB1:.*]] []
; OPT: [[BB1]]:
; OPT-NEXT: callbr void asm "", "r,!i"(i32 [[TMP0]])
; OPT-NEXT: to label %[[BB3:.*]] [label %BB2]
; OPT: [[BB2:.*:]]
; OPT-NEXT: callbr void asm "", ""()
; OPT-NEXT: to label %[[BB4:.*]] []
; OPT: [[BB4]]:
; OPT-NEXT: br i1 true, label %[[TRANSITIONBLOCK:.*]], label %[[DUMMYRETURNBLOCK:.*]]
; OPT: [[TRANSITIONBLOCK]]:
; OPT-NEXT: callbr void asm "", "r,!i"(i32 [[TMP1]])
; OPT-NEXT: to label %[[BB3]] [label %BB4]
; OPT: [[BB3]]:
; OPT-NEXT: callbr void asm "", ""()
; OPT-NEXT: to label %[[BB1]] []
; OPT: [[DUMMYRETURNBLOCK]]:
; OPT-NEXT: ret void
;
; ISA-LABEL: nested_inf_loop_callbr:
; ISA: ; %bb.0: ; %BB
; ISA-NEXT: s_waitcnt vmcnt(0) expcnt(0) lgkmcnt(0)
; ISA-NEXT: ;;#ASMSTART
; ISA-NEXT: ;;#ASMEND
; ISA-NEXT: ; implicit-def: $sgpr6_sgpr7
; ISA-NEXT: ; implicit-def: $sgpr4_sgpr5
; ISA-NEXT: .LBB1_1: ; %BB1
; ISA-NEXT: ; =>This Inner Loop Header: Depth=1
; ISA-NEXT: ;;#ASMSTART
; ISA-NEXT: ;;#ASMEND
; ISA-NEXT: s_andn2_b64 s[6:7], s[6:7], exec
; ISA-NEXT: s_and_b64 s[8:9], s[4:5], exec
; ISA-NEXT: s_or_b64 s[6:7], s[6:7], s[8:9]
; ISA-NEXT: .LBB1_2: ; %BB3
; ISA-NEXT: ; in Loop: Header=BB1_1 Depth=1
; ISA-NEXT: ;;#ASMSTART
; ISA-NEXT: ;;#ASMEND
; ISA-NEXT: s_andn2_b64 s[4:5], s[4:5], exec
; ISA-NEXT: s_and_b64 s[8:9], s[6:7], exec
; ISA-NEXT: s_or_b64 s[4:5], s[4:5], s[8:9]
; ISA-NEXT: s_branch .LBB1_1
; ISA-NEXT: .LBB1_3: ; Inline asm indirect target
; ISA-NEXT: ; %BB2
; ISA-NEXT: ; in Loop: Header=BB1_1 Depth=1
; ISA-NEXT: ; Label of block must be emitted
; ISA-NEXT: ;;#ASMSTART
; ISA-NEXT: ;;#ASMEND
; ISA-NEXT: s_mov_b64 s[6:7], -1
; ISA-NEXT: s_and_saveexec_b64 s[8:9], s[4:5]
; ISA-NEXT: s_cbranch_execz .LBB1_5
; ISA-NEXT: ; %bb.4: ; %TransitionBlock.target.BB3
; ISA-NEXT: ; in Loop: Header=BB1_1 Depth=1
; ISA-NEXT: s_xor_b64 s[6:7], exec, -1
; ISA-NEXT: .LBB1_5: ; %loop.exit.guard
; ISA-NEXT: ; in Loop: Header=BB1_1 Depth=1
; ISA-NEXT: s_or_b64 exec, exec, s[8:9]
; ISA-NEXT: s_and_b64 vcc, exec, s[6:7]
; ISA-NEXT: s_mov_b64 s[6:7], 0
; ISA-NEXT: s_cbranch_vccz .LBB1_2
; ISA-NEXT: ; %bb.6: ; %DummyReturnBlock
; ISA-NEXT: s_setpc_b64 s[30:31]
BB:
callbr void asm "", ""() to label %BB1 []
BB1:
callbr void asm "", "r,!i"(i32 %0) to label %BB3 [label %BB2]
BB2:
callbr void asm "", ""() to label %BB4 []
BB4:
callbr void asm "", "r,!i"(i32 %1) to label %BB3 [label %BB4]
BB3:
callbr void asm "", ""() to label %BB1 []
}
|
