1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
|
; NOTE: Assertions have been autogenerated by utils/update_test_checks.py UTC_ARGS: --version 6
; RUN: opt -S -mtriple=amdgcn-amd-amdhsa -amdgpu-lower-module-lds %s -o - | FileCheck %s
; RUN: opt -S -mtriple=amdgcn-amd-amdhsa -passes=amdgpu-lower-module-lds %s -o - | FileCheck %s
@lds = internal unnamed_addr addrspace(3) global [6144 x half] poison, align 2
define amdgpu_kernel void @test(ptr addrspace(1) %out) {
; CHECK-LABEL: define amdgpu_kernel void @test(
; CHECK-SAME: ptr addrspace(1) [[OUT:%.*]]) #[[ATTR0:[0-9]+]] {
; CHECK-NEXT: [[ENTRY:.*]]:
; CHECK-NEXT: switch i32 0, label %[[BB_3:.*]] [
; CHECK-NEXT: i32 18, label %[[BB_2:.*]]
; CHECK-NEXT: i32 1, label %[[BB_2]]
; CHECK-NEXT: i32 0, label %[[BB_3]]
; CHECK-NEXT: ]
; CHECK: [[BB_1:.*]]:
; CHECK-NEXT: [[TMP0:%.*]] = addrspacecast ptr addrspace(3) @llvm.amdgcn.kernel.test.lds to ptr
; CHECK-NEXT: [[TMP1:%.*]] = ptrtoint ptr [[TMP0]] to i64
; CHECK-NEXT: switch i32 0, label %[[BB_3]] [
; CHECK-NEXT: i32 18, label %[[BB_2]]
; CHECK-NEXT: i32 1, label %[[BB_2]]
; CHECK-NEXT: i32 0, label %[[BB_3]]
; CHECK-NEXT: ]
; CHECK: [[BB_2]]:
; CHECK-NEXT: [[PHI:%.*]] = phi i64 [ [[TMP1]], %[[BB_1]] ], [ [[TMP1]], %[[BB_1]] ], [ 10, %[[ENTRY]] ], [ 10, %[[ENTRY]] ]
; CHECK-NEXT: store i64 [[PHI]], ptr addrspace(1) [[OUT]], align 8
; CHECK-NEXT: br label %[[BB_3]]
; CHECK: [[BB_3]]:
; CHECK-NEXT: ret void
;
entry:
switch i32 0, label %bb.3 [
i32 18, label %bb.2
i32 1, label %bb.2
i32 0, label %bb.3
]
bb.1:
switch i32 0, label %bb.3 [
i32 18, label %bb.2
i32 1, label %bb.2
i32 0, label %bb.3
]
bb.2:
%phi = phi i64 [ ptrtoint (ptr addrspacecast (ptr addrspace(3) @lds to ptr) to i64), %bb.1 ], [ ptrtoint (ptr addrspacecast (ptr addrspace(3) @lds to ptr) to i64), %bb.1 ], [10, %entry], [10, %entry]
store i64 %phi, ptr addrspace(1) %out, align 8
br label %bb.3
bb.3:
ret void
}
|
