blob: 26958ac8b9ee17f24dbd880b36dce89cbe00a59b (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
|
//===--- AMDGPUMCKernelDescriptor.h ---------------------------*- C++ -*---===//
//
// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.
// See https://llvm.org/LICENSE.txt for license information.
// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception
//
//===----------------------------------------------------------------------===//
//
/// \file
/// AMDHSA kernel descriptor MCExpr struct for use in MC layer. Uses
/// AMDHSAKernelDescriptor.h for sizes and constants.
///
//
//===----------------------------------------------------------------------===//
#ifndef LLVM_LIB_TARGET_AMDGPU_MCTARGETDESC_AMDGPUMCKERNELDESCRIPTOR_H
#define LLVM_LIB_TARGET_AMDGPU_MCTARGETDESC_AMDGPUMCKERNELDESCRIPTOR_H
#include "llvm/Support/AMDHSAKernelDescriptor.h"
namespace llvm {
class MCExpr;
class MCContext;
class MCSubtargetInfo;
namespace AMDGPU {
struct MCKernelDescriptor {
const MCExpr *group_segment_fixed_size = nullptr;
const MCExpr *private_segment_fixed_size = nullptr;
const MCExpr *kernarg_size = nullptr;
const MCExpr *compute_pgm_rsrc3 = nullptr;
const MCExpr *compute_pgm_rsrc1 = nullptr;
const MCExpr *compute_pgm_rsrc2 = nullptr;
const MCExpr *kernel_code_properties = nullptr;
const MCExpr *kernarg_preload = nullptr;
static MCKernelDescriptor
getDefaultAmdhsaKernelDescriptor(const MCSubtargetInfo *STI, MCContext &Ctx);
// MCExpr for:
// Dst = Dst & ~Mask
// Dst = Dst | (Value << Shift)
static void bits_set(const MCExpr *&Dst, const MCExpr *Value, uint32_t Shift,
uint32_t Mask, MCContext &Ctx);
// MCExpr for:
// return (Src & Mask) >> Shift
static const MCExpr *bits_get(const MCExpr *Src, uint32_t Shift,
uint32_t Mask, MCContext &Ctx);
};
} // end namespace AMDGPU
} // end namespace llvm
#endif // LLVM_LIB_TARGET_AMDGPU_MCTARGETDESC_AMDGPUMCKERNELDESCRIPTOR_H
|
