aboutsummaryrefslogtreecommitdiff
path: root/llvm/utils/TableGen/CodeGenSchedule.h
AgeCommit message (Expand)AuthorFilesLines
2014-08-13Canonicalize header guards into a common format.Benjamin Kramer1-2/+2
2014-06-17Move SetTheory from utils/TableGen into lib/TableGen so Clang can use it.James Molloy1-1/+1
2014-04-18iterator access to scheduling classesJim Grosbach1-0/+22
2014-04-16[C++11] More 'nullptr' conversion. In some cases just using a boolean check i...Craig Topper1-3/+3
2014-01-24Fix known typosAlp Toker1-2/+2
2013-06-15Support BufferSize on ProcResGroup for unified MOp schedulers.Andrew Trick1-1/+4
2013-04-23Machine model: verify well-formed processor resource groups.Andrew Trick1-0/+3
2013-03-16Machine model. Allow mixed itinerary classes and SchedRW lists.Andrew Trick1-39/+28
2012-12-20Fix an uninitialized member variable, found by -fsanitize=bool.Richard Smith1-7/+8
2012-12-04Sort the #include lines for utils/...Chandler Carruth1-2/+2
2012-10-10TableGen subtarget emitter cleanup.Andrew Trick1-0/+3
2012-10-03Added instregex support to TableGen subtarget emitter.Andrew Trick1-0/+4
2012-10-03TableGen subtarget emitter, nearly first class support for SchedAlias.Andrew Trick1-10/+16
2012-09-22Machine Model (-schedmodel only). Added SchedAliases.Andrew Trick1-8/+23
2012-09-19SchedMachineModel: compress the CPU's WriteLatencyTable.Andrew Trick1-0/+3
2012-09-18comment typoAndrew Trick1-1/+1
2012-09-18TableGen subtarget emitter. Use getSchedClassIdx.Andrew Trick1-9/+0
2012-09-17Revert r164061-r164067. Most of the new subtarget emitter.Andrew Trick1-1/+10
2012-09-17comment typoAndrew Trick1-1/+1
2012-09-17TableGen subtarget emitter. Use getSchedClassIdx.Andrew Trick1-9/+0
2012-09-15TableGen subtarget parser. Handle new machine model.Andrew Trick1-0/+29
2012-09-15TableGen subtarget parser. Handle new machine model.Andrew Trick1-0/+17
2012-09-15TableGen subtarget parser. Handle new machine model.Andrew Trick1-56/+228
2012-07-07I'm introducing a new machine model to simultaneously allow simpleAndrew Trick1-0/+172