aboutsummaryrefslogtreecommitdiff
path: root/llvm/lib/Target/X86/X86InstrInfo.cpp
AgeCommit message (Expand)AuthorFilesLines
2015-01-07[X86] Merge a switch statement inside a default case of another switch statem...Craig Topper1-160/+155
2015-01-06[X86] Make isel select the 2-byte register form of INC/DEC even in non-64-bit...Craig Topper1-18/+2
2015-01-06[X86] Make isel select the shorter form of jump instructions instead of the l...Craig Topper1-58/+58
2014-12-28[X86] Add missing memory variants to AVX false dependency breakingMichael Kuperstein1-2/+26
2014-12-18[AVX512] Enable FP arithmetic lowering for AVX512VL subsets.Robert Khasanov1-1/+100
2014-12-16[X86][SSE] Vector double -> float conversion memory folding (cvtpd2ps)Simon Pilgrim1-0/+3
2014-12-15[X86] Break false dependencies before partial register updates when the sourc...Michael Kuperstein1-0/+20
2014-12-09[AVX512] Added lowering for VBROADCASTSS/SD instructions.Robert Khasanov1-1/+18
2014-12-04[X86] Clean up whitespace as well as minor coding styleMichael Liao1-1/+1
2014-11-18[X86][AVX] 256-bit vector stack unaligned load/stores identificationSimon Pilgrim1-0/+6
2014-11-11Add Forward Control-Flow Integrity.Tom Roeder1-0/+16
2014-11-06[X86][SSE] Vector integer/float conversion memory folding (cvttps2dq / cvttpd...Simon Pilgrim1-2/+10
2014-11-06[X86] When commuting SSE immediate blend, make sure that the new blend mask i...Andrea Di Biagio1-1/+2
2014-11-05[X86][SSE] Vector integer to float conversion memory foldingSimon Pilgrim1-0/+3
2014-11-04[X86][SSE] Enable commutation for SSE immediate blend instructionsSimon Pilgrim1-0/+49
2014-10-31Work around bugs in MSVC "14" CTP 3's conversion logicReid Kleckner1-1/+1
2014-10-28[AVX512] Fix VSQRT packed instructions internal names.Robert Khasanov1-4/+4
2014-10-25[X86][SSE] Vector integer/float conversion memory foldingSimon Pilgrim1-7/+7
2014-10-20[X86] Memory folding for commutative instructions (updated)Simon Pilgrim1-57/+98
2014-10-13Revert r219584, "[X86] Memory folding for commutative instructions."NAKAMURA Takumi1-68/+49
2014-10-12[X86] Memory folding for commutative instructions.Simon Pilgrim1-49/+68
2014-10-05[x86] Remove the 2-addr-to-3-addr "optimization" from shufps to pshufd.Chandler Carruth1-28/+0
2014-10-05X86: Don't drop half of the mask when converting 2-address shufps into 3-addr...Benjamin Kramer1-1/+1
2014-09-26[AVX512] Added load/store from BW/VL subsets to Register2Memory opcode tables.Robert Khasanov1-1/+49
2014-09-22[x32] Fix segmented stacks supportPavel Chupin1-2/+2
2014-09-15[X86] Fix a bug in X86's peephole optimization.Akira Hatanaka1-14/+24
2014-09-02Reinstate "Nuke the old JIT."Eric Christopher1-0/+1
2014-08-07Temporarily Revert "Nuke the old JIT." as it's not quite ready toEric Christopher1-1/+0
2014-08-07Nuke the old JIT.Rafael Espindola1-0/+1
2014-08-06[AVX512] Added load/store instructions to Register2Memory opcode tables.Robert Khasanov1-2/+14
2014-08-05Fix typos in comments and docJF Bastien1-1/+1
2014-08-04Remove the TargetMachine forwards for TargetSubtargetInfo basedEric Christopher1-11/+17
2014-08-04[SKX] Enabling load/store instructions: encodingRobert Khasanov1-4/+4
2014-07-25[stack protector] Fix a potential security bug in stack protector where theAkira Hatanaka1-0/+25
2014-07-23[SKX] Enabling mask instructions: encoding, loweringRobert Khasanov1-0/+2
2014-07-10[X86] Mark pseudo instruction TEST8ri_NOEREX as hasSIdeEffects=0.Akira Hatanaka1-0/+1
2014-06-23[FastISel][X86] Optimize selects when the condition comes from a compare.Juergen Ributzka1-2/+2
2014-06-16[FastISel][X86] Refactor the code to get the X86 condition from a helper func...Juergen Ributzka1-3/+2
2014-06-10Remove the use of TargetMachine from X86InstrInfo.Eric Christopher1-57/+56
2014-06-10Move X86RegisterInfo away from using the TargetMachine and onlyEric Christopher1-1/+1
2014-06-05Add a new attribute called 'jumptable' that creates jump-instruction tables f...Tom Roeder1-0/+11
2014-06-04Fix a use of uninitialized value. OldCC is set when IsCmpZero || IsSwapped an...Nick Lewycky1-1/+1
2014-05-22Avoid using subtarget features when adding X86 specific passes toEric Christopher1-2/+4
2014-05-22Rename createGlobalBaseRegPass -> createX86GlobalBaseRegPass to makeEric Christopher1-1/+1
2014-05-20[X86] Tune LEA usage for SilvermontAlexey Volkov1-6/+2
2014-05-14X86: If we have an instruction that sets a flag and a zero test on the input ...Benjamin Kramer1-3/+63
2014-05-06Use X86 memory operand enums instead of hardcoding.Craig Topper1-16/+20
2014-04-25[C++] Use 'nullptr'. Target edition.Craig Topper1-66/+72
2014-04-22[cleanup] Lift using directives, DEBUG_TYPE definitions, and even someChandler Carruth1-2/+2
2014-04-21[Modules] Make Support/Debug.h modular. This requires it to not changeChandler Carruth1-0/+2
generated by cgit v1.1 at 2025-10-17 12:41:55 +0000