aboutsummaryrefslogtreecommitdiff
path: root/llvm/lib/Target/SystemZ/SystemZSubtarget.cpp
AgeCommit message (Expand)AuthorFilesLines
2016-07-11[SystemZ] Recognize Load On Condition Immediate (LOCHI/LOGHI) opportunitiesZhan Jun Liau1-1/+1
2016-06-30Delete unused includes. NFC.Rafael Espindola1-1/+0
2016-06-27Move shouldAssumeDSOLocal to Target.Rafael Espindola1-2/+1
2016-06-23Uses shouldAssumeDSOLocal.Rafael Espindola1-10/+2
2015-09-15Revert r247692: Replace Triple with a new TargetTuple in MCTargetDesc/* and r...Daniel Sanders1-1/+1
2015-09-15Re-commit r247683: Replace Triple with a new TargetTuple in MCTargetDesc/* an...Daniel Sanders1-1/+1
2015-09-15Revert r247684 - Replace Triple with a new TargetTuple ...Daniel Sanders1-1/+1
2015-09-15Replace Triple with a new TargetTuple in MCTargetDesc/* and related. NFC.Daniel Sanders1-1/+1
2015-07-09Remove getDataLayout() from TargetSelectionDAGInfo (had no users)Mehdi Amini1-1/+1
2015-06-10Replace string GNU Triples with llvm::Triple in MCSubtargetInfo and create*MC...Daniel Sanders1-5/+4
2015-05-05[SystemZ] Add z13 vector facility and MC supportUlrich Weigand1-0/+1
2015-04-01[SystemZ] Support transactional execution on zEC12Ulrich Weigand1-0/+1
2015-03-31[SystemZ] Support RISBGN instruction on zEC12Ulrich Weigand1-1/+1
2015-03-31[SystemZ] Use POPCNT instruction on z196Ulrich Weigand1-1/+2
2015-03-30[SystemZ] Remove TargetMachine CPU auto-detectionUlrich Weigand1-5/+0
2015-01-31Reuse a bunch of cached subtargets and remove getSubtarget callsEric Christopher1-1/+1
2015-01-26Move DataLayout back to the TargetMachine from TargetSubtargetInfoEric Christopher1-7/+2
2014-07-02Fix typos.Eric Christopher1-1/+1
2014-07-01Move the subtarget dependent features from SystemZTargetMachineEric Christopher1-8/+18
2014-04-22[cleanup] Lift using directives, DEBUG_TYPE definitions, and even someChandler Carruth1-2/+2
2014-04-21[Modules] Make Support/Debug.h modular. This requires it to not changeChandler Carruth1-0/+2
2014-01-07Re-sort all of the includes with ./utils/sort_includes.py so thatChandler Carruth1-1/+1
2013-12-24[SystemZ] Add MC support for interlocked-access 1 instructionsRichard Sandiford1-1/+2
2013-12-10Add TargetLowering::prepareVolatileOrAtomicLoadRichard Sandiford1-1/+1
2013-11-19[weak vtables] Remove a bunch of weak vtablesJuergen Ributzka1-0/+3
2013-11-18Revert r194865 and r194874.Alexey Samsonov1-3/+0
2013-11-15[weak vtables] Remove a bunch of weak vtablesJuergen Ributzka1-0/+3
2013-10-31[SystemZ] Automatically detect zEC12 and z196 hostsRichard Sandiford1-1/+6
2013-08-21[SystemZ] Add FI[EDX]BRARichard Sandiford1-1/+2
2013-07-31[SystemZ] Add RISBLG and RISBHG instruction definitionsRichard Sandiford1-1/+1
2013-07-25[SystemZ] Add STOC and STOCGRichard Sandiford1-1/+1
2013-07-19[SystemZ] Start adding z196 and zEC12 supportRichard Sandiford1-1/+3
2013-05-06[SystemZ] Add back endUlrich Weigand1-0/+56
2011-10-24Remove the SystemZ backend.Dan Gohman1-54/+0
2011-08-24Move TargetRegistry and TargetSelect from Target to Support where they belong.Evan Cheng1-1/+1
2011-07-14Next round of MC refactoring. This patch factor MC table instantiations, MCEvan Cheng1-14/+0
2011-07-11- Eliminate MCCodeEmitter's dependency on TargetMachine. It now uses MCInstrInfoEvan Cheng1-1/+1
2011-07-09Change createAsmParser to take a MCSubtargetInfo instead of triple,Evan Cheng1-0/+13
2011-07-08Eliminate asm parser's dependency on TargetMachine:Evan Cheng1-1/+2
2011-07-07Compute feature bits at time of MCSubtargetInfo initialization.Evan Cheng1-2/+2
2011-07-01Rename XXXGenSubtarget.inc to XXXGenSubtargetInfo.inc for consistency.Evan Cheng1-1/+1
2011-07-01Rename TargetSubtarget to TargetSubtargetInfo for consistency.Evan Cheng1-1/+1
2011-07-01- Added MCSubtargetInfo to capture subtarget features and schedulingEvan Cheng1-2/+6
2011-06-30Fix the ridiculous SubtargetFeatures API where it implicitly expects CPU name toEvan Cheng1-2/+5
2009-08-02Normalize Subtarget constructors to take a target triple string instead ofDaniel Dunbar1-1/+1
2009-07-16Implement 'large' PIC modelAnton Korobeynikov1-0/+19
2009-07-16Add z9 and z10 target processors. Mark z10-only instructions as such.Anton Korobeynikov1-2/+3
2009-07-16Let's start another backend :)Anton Korobeynikov1-0/+27
generated by cgit v1.1 at 2025-10-17 09:59:27 +0000