| Age | Commit message (Expand) | Author | Files | Lines |
|---|---|---|---|---|
| 2014-12-19 | [Hexagon] Removing old variants of instructions and updating references. | Colin LeMahieu | 1 | -3/+3 |
| 2014-12-19 | [Hexagon] Adding loop0/1 sp0/1/2loop0 instructions. | Colin LeMahieu | 1 | -2/+2 |
| 2014-12-18 | Reverting 224550, was not ready for commit. | Colin LeMahieu | 1 | -2/+2 |
| 2014-12-18 | [Hexagon] Adding loop0/1 sp0/1/2loop0 instructions. | Colin LeMahieu | 1 | -2/+2 |
| 2014-12-09 | [Hexagon] Updating rr/ri 32/64 transfer encodings and adding tests. | Colin LeMahieu | 1 | -1/+1 |
| 2014-08-05 | Have MachineFunction cache a pointer to the subtarget to make lookups | Eric Christopher | 1 | -2/+1 |
| 2014-08-04 | Remove the TargetMachine forwards for TargetSubtargetInfo based | Eric Christopher | 1 | -1/+2 |
| 2014-04-29 | [C++11] Add 'override' keywords and remove 'virtual'. Additionally add 'final... | Craig Topper | 1 | -3/+5 |
| 2014-01-07 | Re-sort all of the includes with ./utils/sort_includes.py so that | Chandler Carruth | 1 | -2/+2 |
| 2013-02-11 | Extend Hexagon hardware loop generation to handle various additional cases: | Krzysztof Parzyszek | 1 | -0/+183 |
 |
index : riscv-gnu-toolchain/llvm.git | |
| Unnamed repository; edit this file 'description' to name the repository. | root |
| aboutsummaryrefslogtreecommitdiff |