aboutsummaryrefslogtreecommitdiff
path: root/llvm/lib/Target/ARM/InstPrinter/ARMInstPrinter.cpp
AgeCommit message (Expand)AuthorFilesLines
2014-12-02Add support for ARM modified-immediate assembly syntax.Asiri Rathnayake1-0/+46
2014-12-01Add Thumb HVC and ERET virtualisation extension instructions.Charlie Turner1-0/+15
2014-12-01Add ARM ERET and HVC virtualisation extension instructions.Charlie Turner1-1/+3
2014-10-06ARMInstPrinter.cpp: Suppress a warning for -Asserts. [-Wunused-variable]NAKAMURA Takumi1-3/+2
2014-10-06ARM: silence unused variable warningTim Northover1-2/+2
2014-10-06ARM: remove dead InstPrinting codeTim Northover1-28/+1
2014-09-01Thumb2 M-class MSR instruction support changesRenato Golin1-41/+45
2014-08-15ARM: implement MRS/MSR (banked reg) system instructions.Tim Northover1-0/+36
2014-06-11ARM: honor hex immediate formatting for ldr/str i12 offsets.Jim Grosbach1-2/+2
2014-04-22[Modules] Fix potential ODR violations by sinking the DEBUG_TYPEChandler Carruth1-1/+2
2014-01-08ARM IAS: properly handle expression operandsSaleem Abdulrasool1-10/+23
2013-10-18Pure refactoring change.Richard Barton1-73/+86
2013-10-18Add hint disassembly syntax for 16-bit Thumb hint instructions.Richard Barton1-1/+1
2013-10-01[ARM] Introduce the 'sevl' instruction in ARMv8.Joey Gouly1-0/+5
2013-09-05[ARMv8] Implement the new DMB/DSB operands.Joey Gouly1-1/+1
2013-08-27[ARMv8] Add MC support for the new load/store acquire/release instructions.Joey Gouly1-2/+3
2013-07-03This corrects the implementation of Thumb ADR instruction. There are three i...Mihai Popa1-1/+2
2013-06-26ARM: operands should be explicit when disassembledAmaury de la Vieuville1-8/+3
2013-06-24ARM: fix thumb1 nop decodingAmaury de la Vieuville1-9/+0
2013-06-18ARM: add operands pre-writeback variants when neededAmaury de la Vieuville1-22/+28
2013-06-18ARM: fix thumb literal loads decodingAmaury de la Vieuville1-7/+21
2013-06-13ARM: fix t2am_imm8_offset operand printing for imm=#-0Amaury de la Vieuville1-1/+3
2013-06-10ARM: ISB cannot be passed the same options as DMBAmaury de la Vieuville1-0/+6
2013-05-24Replace Count{Leading,Trailing}Zeros_{32,64} with count{Leading,Trailing}Zeros.Michael J. Spencer1-3/+3
2013-04-12ARM: Correct printing of pre-indexed operands.Quentin Colombet1-7/+11
2013-02-22Make ARMAsmPrinter generate the correct alignment specifier syntax in instruc...Kristof Beyls1-2/+1
2012-12-05Added a option to the disassembler to print immediates as hex.Kevin Enderby1-7/+7
2012-12-03Use the new script to sort the includes of every file under lib.Chandler Carruth1-2/+2
2012-11-16Remove hard coded registers in ARM ldrexd and strexd instructionsWeiming Zhao1-0/+38
2012-10-30ARM: Better disassembly for pc-relative LDR.Jim Grosbach1-2/+2
2012-10-23Make branch heavy code for generating marked up disassembly simplerKevin Enderby1-304/+142
2012-10-22Add support for annotated disassembly output for X86 and arm.Kevin Enderby1-128/+486
2012-09-22ARMInstPrinter.cpp: Fix a warning in -Asserts. [-Wunused-variable]NAKAMURA Takumi1-0/+2
2012-09-22Whitespace.NAKAMURA Takumi1-2/+2
2012-09-22Fix edge cases of ARM shift operands in arith instructions.Tim Northover1-38/+6
2012-09-22Fix the handling of edge cases in ARM shifted operands.Tim Northover1-8/+20
2012-08-02Fix #13035, a bug around Thumb instruction LDRD/STRD with negative #0 offset ...Jiangning Liu1-12/+19
2012-08-02Fix #13241, a bug around shift immediate operand for ARM instruction ADR.Jiangning Liu1-0/+19
2012-06-18ARM: Define generic HINT instruction.Jim Grosbach1-0/+21
2012-06-15Fix the encoding of the armv7m (MClass) for MSR registers other than aspr,Kevin Enderby1-10/+20
2012-05-17Fix the encoding of the armv7m (MClass) for MSR APSR writes which was missingKevin Enderby1-5/+23
2012-05-11Fixed the LLVM ARM v7 assembler and instruction printer for 8-bit immediate o...Silviu Baranga1-2/+6
2012-04-27Refactor IT handling not to store the bottom bit of the condition code in the...Richard Barton1-1/+2
2012-04-13For ARM disassembly only print 32 unsigned bits for the address of branchKevin Enderby1-2/+2
2012-04-02Move getOpcodeName from the various target InstPrinters into the superclass M...Benjamin Kramer1-4/+0
2012-04-02Remove getInstructionName from MCInstPrinter implementations in favor of usin...Craig Topper1-2/+2
2012-04-02Make MCInstrInfo available to the MCInstPrinter. This will be used to remove ...Craig Topper1-1/+2
2012-03-06ARM more NEON VLD/VST composite physical register refactoring.Jim Grosbach1-5/+4
2012-03-06ARM refactor more NEON VLD/VST instructions to use composite physregsJim Grosbach1-18/+8
2012-03-06Tidy up. Kill some dead code.Jim Grosbach1-9/+0
generated by cgit v1.1 at 2025-10-17 15:25:16 +0000