aboutsummaryrefslogtreecommitdiff
path: root/llvm/lib/Target/ARM/ARMExpandPseudoInsts.cpp
AgeCommit message (Expand)AuthorFilesLines
2016-08-25MachineFunctionProperties/MIRParser: Rename AllVRegsAllocated->NoVRegs, compu...Matthias Braun1-1/+1
2016-08-17GlobalISel: support irtranslation of icmp instructions.Tim Northover1-0/+1
2016-07-29CodeGen: add new "intrinsic" MachineOperand kind.Tim Northover1-0/+2
2016-07-28MachineFunction: Return reference for getFrameInfo(); NFCMatthias Braun1-2/+2
2016-07-08ARM: Remove implicit iterator conversions, NFCDuncan P. N. Exon Smith1-1/+1
2016-05-03livePhysRegs: Pass MBB by reference in addLive{Ins|Outs}(); NFCMatthias Braun1-2/+2
2016-05-03LivePhysRegs: Automatically determine presence of pristine regs.Matthias Braun1-2/+2
2016-04-27[ARM] Set AddPristinesAndCSRs to expandCMP_SWAP LivePhysRegs.Ahmed Bougacha1-2/+2
2016-04-27[ARM] Set correct successors in CMPXCHG pseudo expansion.Ahmed Bougacha1-2/+4
2016-04-18ARM: use a pseudo-instruction for cmpxchg at -O0.Tim Northover1-3/+269
2016-04-04Add MachineFunctionProperty checks for AllVRegsAllocated for target passesDerek Schuff1-0/+5
2016-02-23CodeGen: TII: Take MachineInstr& in predicate API, NFCDuncan P. N. Exon Smith1-1/+1
2016-02-22Revert "CodeGen: MachineInstr::getIterator() => getInstrIterator(), NFC"Duncan P. N. Exon Smith1-1/+1
2016-02-21CodeGen: MachineInstr::getIterator() => getInstrIterator(), NFCDuncan P. N. Exon Smith1-1/+1
2015-10-19ARM: Remove implicit ilist iterator conversions, NFCDuncan P. N. Exon Smith1-1/+1
2015-10-17Remove unnecessary 'const' pointed out by David Blaikie.Craig Topper1-2/+2
2015-10-17Use std::begin/end and std::is_sorted to simplify some code. NFCCraig Topper1-8/+5
2015-07-20[ARM] Refactor the prologue/epilogue emission to be more robust.Quentin Colombet1-0/+49
2015-06-23Revert r240137 (Fixed/added namespace ending comments using clang-tidy. NFC)Alexander Kornienko1-2/+2
2015-06-19Fixed/added namespace ending comments using clang-tidy. NFCAlexander Kornienko1-2/+2
2015-02-16ARM: Transfer kill flag when lowering VSTMQIA to VSTMDIA.Matthias Braun1-1/+2
2015-01-29Migrate ARM except for TTI, AsmPrinter, and frame loweringEric Christopher1-5/+3
2015-01-14[cleanup] Re-sort all the #include lines in LLVM usingChandler Carruth1-1/+1
2015-01-08Fix large stack alignment codegen for ARM and Thumb2 targetsKristof Beyls1-0/+3
2014-12-10ARM: correctly expand LDR-lit based globals.Tim Northover1-1/+1
2014-08-05Have MachineFunction cache a pointer to the subtarget to make lookupsEric Christopher1-3/+2
2014-08-04Remove the TargetMachine forwards for TargetSubtargetInfo basedEric Christopher1-4/+6
2014-06-24ARM: Fix TPsoft for Thumb modeChristian Pirker1-4/+10
2014-05-21ARM: correct bundle generation for MOV32T relocationsSaleem Abdulrasool1-7/+3
2014-05-01ARM: support expanding external symbols in 32-bit movesSaleem Abdulrasool1-2/+14
2014-04-30ARM: move llvm_unreachable useSaleem Abdulrasool1-1/+1
2014-04-30ARM: partially handle 32-bit relocations for WoASaleem Abdulrasool1-0/+45
2014-04-25[C++] Use 'nullptr'. Target edition.Craig Topper1-1/+1
2014-04-22[Modules] Fix potential ODR violations by sinking the DEBUG_TYPEChandler Carruth1-1/+2
2014-03-10[C++11] Add 'override' keyword to virtual methods that override their base cl...Craig Topper1-2/+2
2014-03-02[C++11] Replace llvm::next and llvm::prior with std::next and std::prev.Benjamin Kramer1-1/+1
2014-01-20Remove the useless pseudo instructions VDUPfdf and VDUPfqf, replacing them wi...James Molloy1-27/+0
2014-01-16For ARM, fix assertuib failures for some ld/st 3/4 instruction with wirteback.Jiangning Liu1-0/+4
2014-01-15PR 18466: Fix ARM Pseudo ExpansionWeiming Zhao1-2/+4
2013-12-02ARM: add pseudo-instructions for lit-pool global materialisationTim Northover1-0/+55
2013-11-25ARM: remove special cases for Darwin dynamic-no-pic mode.Tim Northover1-15/+5
2013-10-04ARM: preserve undef flag in pseudo instruction expandersMatthias Braun1-19/+14
2013-10-01ARM: support interrupt attributeTim Northover1-0/+12
2013-09-28Even more spelling fixes for "instruction".Robert Wilhelm1-1/+1
2013-08-22ARM: use TableGen patterns to select CMOV operations.Tim Northover1-4/+28
2012-12-03Use the new script to sort the includes of every file under lib.Chandler Carruth1-2/+2
2012-11-06Mark the Int_eh_sjlj_dispatchsetup pseudo instruction as clobbering allChad Rosier1-3/+1
2012-10-26Revert r163298 "Optimize codegen for VSETLNi{8,16,32} operating on Q registers."Jakob Stoklund Olesen1-51/+0
2012-09-20Change enum type in a static table to uint8_t instead. Saves about 700 hundre...Craig Topper1-6/+6
2012-09-06Optimize codegen for VSETLNi{8,16,32} operating on Q registers. Degenerate to...James Molloy1-0/+51