aboutsummaryrefslogtreecommitdiff
path: root/llvm/lib/Target/AMDGPU/SIMachineFunctionInfo.h
AgeCommit message (Expand)AuthorFilesLines
2016-09-06[AMDGPU] Wave and register controlsKonstantin Zhuravlyov1-8/+37
2016-08-29AMDGPU: fix mismatch tags, NFCSaleem Abdulrasool1-1/+1
2016-08-11AMDGPU: Remove unused tracking of flat instructionsMatt Arsenault1-9/+0
2016-07-26AMDGPU: Make AMDGPUMachineFunction fields privateMatt Arsenault1-1/+0
2016-07-22AMDGPU: Add HSA dispatch id intrinsicMatt Arsenault1-5/+6
2016-07-13AMDGPU/SI: Emit the number of SGPR and VGPR spillsMarek Olsak1-0/+19
2016-06-27SIMachineFunctionInfo.cpp: Appease msc18 to use std::array.NAKAMURA Takumi1-2/+3
2016-06-27Reformat blank lines.NAKAMURA Takumi1-1/+0
2016-06-25[AMDGPU] Emit debugger prologue and emit the rest of the debugger fields in t...Konstantin Zhuravlyov1-0/+60
2016-05-24[AMDGPU][NFC] Rename ReserveTrapVGPRs -> ReserveRegsKonstantin Zhuravlyov1-4/+5
2016-04-26[AMDGPU] Move reserved vgpr count for trap handler usage to SIMachineFunction...Konstantin Zhuravlyov1-0/+7
2016-04-25AMDGPU: Implement addrspacecastMatt Arsenault1-0/+4
2016-04-14AMDGPU: allow specifying a workgroup size that needs to fit in a compute unitTom Stellard1-0/+2
2016-04-14AMDGPU/SI: Use the correct scratch wave offset register for shaders.Tom Stellard1-0/+4
2016-03-11AMDGPU: R600 code splitting cleanupMatt Arsenault1-5/+3
2016-03-04AMDGPU/SI: Add support for spiling SGPRs to scratch bufferTom Stellard1-1/+2
2016-02-12AMDGPU: Set flat_scratch from flat_scratch_init regMatt Arsenault1-0/+19
2016-01-13AMDGPU/SI: Add s_waitcnt at the end of non-void functionsMarek Olsak1-0/+9
2016-01-13AMDGPU/SI: Add new target attribute InitialPSInputAddrMarek Olsak1-1/+16
2015-11-30AMDGPU: Rework how private buffer passed for HSAMatt Arsenault1-2/+111
2015-11-25AMDGPU: Check feature attributes in SIMachineFunctionInfoMatt Arsenault1-6/+98
2015-11-05AMDGPU: Also track whether SGPRs were spilledMatt Arsenault1-2/+17
2015-06-13R600 -> AMDGPU renameTom Stellard1-0/+66
2012-07-16Revert "AMDGPU: Add core backend files for R600/SI codegen v6"Tom Stellard1-37/+0
2012-07-16AMDGPU: Add core backend files for R600/SI codegen v6Tom Stellard1-0/+37
generated by cgit v1.1 at 2025-10-17 08:45:42 +0000