aboutsummaryrefslogtreecommitdiff
path: root/llvm/lib/Target/AMDGPU/SIISelLowering.cpp
AgeCommit message (Expand)AuthorFilesLines
2016-09-11[CodeGen] Split out the notions of MI invariance and MI dereferenceability.Justin Lebar1-7/+12
2016-08-30AMDGPU: Relax SGPR asm constraint register classMatt Arsenault1-1/+1
2016-08-27AMDGPU: Move cndmask pseudo to be isel pseudoMatt Arsenault1-0/+30
2016-08-22Untabify.NAKAMURA Takumi1-6/+4
2016-08-17AMDGPU: Remove dead optionMatt Arsenault1-6/+0
2016-08-17Replace "fallthrough" comments with LLVM_FALLTHROUGHJustin Bogner1-1/+1
2016-08-13AMDGPU: Fix missing test for addressing mode with odd offsetsMatt Arsenault1-0/+1
2016-08-04LoadStoreVectorizer: Remove TargetBaseAlign. Keep alignment for stack adjustm...Alina Sbirlea1-1/+5
2016-08-02AMDGPU: fdiv -1, x -> rcp -xMatt Arsenault1-16/+25
2016-07-30AMDGPU: Fix shouldConvertConstantLoadToIntImm behaviorMatt Arsenault1-2/+2
2016-07-28MachineFunction: Return reference for getFrameInfo(); NFCMatthias Braun1-3/+3
2016-07-28AMDGPU : Add intrinsics for compare with the full wavefront resultWei Ding1-0/+29
2016-07-28AMDGPU: Remove analyzeImmediateMatt Arsenault1-28/+0
2016-07-26AMDGPU: Make AMDGPUMachineFunction fields privateMatt Arsenault1-2/+2
2016-07-26AMDGPU: Add fp legacy instruction intrinsicsMatt Arsenault1-0/+9
2016-07-25AMDGPU: Remove read_workdim intrinsicJan Vesely1-5/+0
2016-07-22AMDGPU: Fix groupstaticsize for large LDSMatt Arsenault1-3/+3
2016-07-22AMDGPU: Add HSA dispatch id intrinsicMatt Arsenault1-0/+10
2016-07-22AMDGPU: Don't reinvent transferSuccessorsAndUpdatePHIsMatt Arsenault1-26/+2
2016-07-21AMDGPU: Fix phis from blocks split due to register indexingMatt Arsenault1-15/+22
2016-07-19AMDGPU: Change fdiv lowering based on !fpmath metadataMatt Arsenault1-29/+34
2016-07-19AMDGPU: Only use legal inline immediates with kill pseudoMatt Arsenault1-2/+7
2016-07-19AMDGPU: Expand register indexing pseudos in custom inserterMatt Arsenault1-5/+326
2016-07-18AMDGPU: Add intrinsic for s_flbit_i32/v_ffbh_i32Matt Arsenault1-0/+3
2016-07-15AMDGPU: Remove legacy rsq.clamped intrinsicMatt Arsenault1-2/+1
2016-07-15[SelectionDAG] Get rid of bool parameters in SelectionDAG::getLoad, getStore,...Justin Lebar1-12/+8
2016-07-15AMDGPU: Fix splitting kill blocks with defs before killMatt Arsenault1-13/+3
2016-07-14AMDGPU: Remove unused intrinsicsMatt Arsenault1-8/+0
2016-07-13AMDGPU/SI: Add support for R_AMDGPU_GOTPCRELTom Stellard1-23/+50
2016-07-13AMDGPU: Fold out no-op kill intrinsicsMatt Arsenault1-0/+8
2016-07-12AMDGPU: Follow up to r275203Matt Arsenault1-3/+60
2016-07-11AMDGPU: Treat texture gather instructions more like other MIMG instructionsNicolai Haehnle1-1/+2
2016-07-09Revert "AMDGPU: Remove unused control flow intrinsic"Matt Arsenault1-0/+1
2016-07-09AMDGPU: Fix fdiv lowering when f32 denormals supportedMatt Arsenault1-5/+3
2016-07-08AMDGPU: Remove unused control flow intrinsicMatt Arsenault1-1/+0
2016-07-01AMDGPU: Add feature for unaligned accessMatt Arsenault1-8/+14
2016-07-01AMDGPU: Improve load/store of illegal types.Matt Arsenault1-75/+1
2016-06-30CodeGen: Use MachineInstr& in TargetLowering, NFCDuncan P. N. Exon Smith1-28/+29
2016-06-30CodeGen: Use MachineInstr& in TargetInstrInfo, NFCDuncan P. N. Exon Smith1-1/+1
2016-06-25[AMDGPU] Emit debugger prologue and emit the rest of the debugger fields in t...Konstantin Zhuravlyov1-0/+31
2016-06-25AMDGPU/SI: Make sure not to fold offsets into local address space globalsTom Stellard1-0/+8
2016-06-24AMDGPU: Cleanup subtarget handling.Matt Arsenault1-39/+33
2016-06-22AMDGPU: Fix verifier errors in SILowerControlFlowMatt Arsenault1-3/+4
2016-06-21AMDGPU: Add implicitarg.ptr intrinsic.Jan Vesely1-8/+18
2016-06-20AMDGPU: Fold more custom nodes to undefMatt Arsenault1-11/+40
2016-06-20AMDGPU: Add support for R_AMDGPU_REL32 relocationsTom Stellard1-1/+2
2016-06-20Reformat blank lines.NAKAMURA Takumi1-3/+0
2016-06-20Untabify.NAKAMURA Takumi1-2/+1
2016-06-17AMDGPU: Temporarily select trap to s_endpgmMatt Arsenault1-0/+19
2016-06-17AMDGPU/SI: Simplify code in SITargetLowering::LowerGlobalAddress()Tom Stellard1-1/+1
generated by cgit v1.1 at 2025-10-17 19:18:14 +0000