aboutsummaryrefslogtreecommitdiff
path: root/llvm/lib/Target/AArch64/AArch64RegisterInfo.cpp
AgeCommit message (Expand)AuthorFilesLines
2014-08-05Have MachineFunction cache a pointer to the subtarget to make lookupsEric Christopher1-11/+6
2014-08-04Remove the TargetMachine forwards for TargetSubtargetInfo basedEric Christopher1-6/+11
2014-05-27AArch64: implement copies to/from NZCV as a last ditch effort.Tim Northover1-1/+1
2014-05-24AArch64/ARM64: move ARM64 into AArch64's placeTim Northover1-0/+404
2014-05-24AArch64/ARM64: remove AArch64 from tree prior to renaming ARM64.Tim Northover1-186/+0
2014-04-22[cleanup] Lift using directives, DEBUG_TYPE definitions, and even someChandler Carruth1-2/+2
2014-04-04Make consistent use of MCPhysReg instead of uint16_t throughout the tree.Craig Topper1-1/+1
2014-01-07Re-sort all of the includes with ./utils/sort_includes.py so thatChandler Carruth1-1/+1
2014-01-07[AArch64]Add support to spill/fill D tuples such as DPair/DTriple/DQuad. Ther...Hao Liu1-1/+4
2013-12-30[AArch64]Add code to spill/fill Q register tuples such as QPair/QTriple/QQuad.Hao Liu1-8/+19
2013-06-07Don't cache the instruction info and register info objects.Bill Wendling1-3/+4
2013-02-21Move the eliminateCallFramePseudoInstr method from TargetRegisterInfoEli Bendersky1-38/+0
2013-02-11AArch64: fix build on some MSVC versionsTim Northover1-3/+3
2013-02-05Fix formatting in AArch64 backend.Tim Northover1-3/+5
2013-01-31Update AArch64 backend to changed eliminateFrameIndex interface.Tim Northover1-13/+9
2013-01-31Add AArch64 as an experimental target.Tim Northover1-0/+211
generated by cgit v1.1 at 2025-10-17 17:53:25 +0000