aboutsummaryrefslogtreecommitdiff
path: root/lldb/source/Plugins/Process/Utility
AgeCommit message (Expand)AuthorFilesLines
2025-10-15[lldb] Do not stop the process on SIGWINCH by default. (#163182)Ebuka Ezike2-2/+2
2025-10-15[LLDB, FreeBSD, x86] Fix empty register set when trying to get size of regist...aokblast1-24/+20
2025-09-18[lldb] Correct 32-bit build failure in StopInfoMachException.cpp (#159523)David Spickett1-2/+2
2025-09-17[lldb] Recognize MTE fault Mach exceptions (#159117)Jonas Devlieghere2-0/+33
2025-09-17[lldb] Add unreachable after fully covered switches, avoid GCC warnings. NFC....Martin Storsjö1-0/+1
2025-09-04[LLDB][AArch64] Make TPIDR a generic tp register (#154444)Jacob Lalonde2-3/+13
2025-08-27[lldb][ARM] Port Arm Linux to use NativeRegisterContextDBReg (#152284)David Spickett5-7/+175
2025-08-20[lldb] Fix source line annotations for libsanitizers traces (#154247)Julian Lettner4-17/+21
2025-08-07[lldb] Fix UBSan complaints for #151460Igor Kudrin1-2/+2
2025-08-06Reland "[lldb] Fix auto advance PC in `EmulateInstructionARM64` if PC >= 4G (...David Spickett1-1/+3
2025-08-01[lldb] Fix incorrect conversion from boolean in RegisterContextThreadMemory (...Felipe de Azevedo Piovezan1-2/+2
2025-07-30[lldb][FreeBSD] Add Auxv numbers for HWCAP3 and HWCAP4 (#151152)David Spickett2-0/+6
2025-07-29[lldb][AArch64] Fix arm64 hardware breakpoint/watchpoint to arm32 process. (#...b109021181-1/+1
2025-07-28[lldb][AArch64][Linux] Show MTE store only setting in mte_ctrl (#145033)David Spickett1-4/+15
2025-07-28[lldb][AArch64] Add HWCAP3 to register field detection (#145029)David Spickett4-19/+44
2025-07-02[lldb][NFC][MachO] Clean up LC_THREAD reading code, remove i386 corefile (#14...Jason Molenda5-1263/+0
2025-06-30[lldb][RISCV] fix LR/SC atomic sequence handling in lldb-server (#146072)dlav-sc2-88/+23
2025-06-25[lldb][AArch64] Handle core file tag segments missing tag data (#145338)David Spickett2-4/+8
2025-06-24Revert "[lldb][RISCV] fix LR/SC atomic sequence handling in lldb-server" (#14...Jonas Devlieghere2-23/+88
2025-06-24[LLDB] Add SI_USER and SI_KERNEL to Linux signals (#144800)Jacob Lalonde1-0/+4
2025-06-24[lldb][RISCV] fix LR/SC atomic sequence handling in lldb-server (#127505)dlav-sc2-88/+23
2025-06-24Reapply "[lldb/cmake] Plugin layering enforcement mechanism (#144543)" (#145305)Pavel Labath1-0/+3
2025-06-23Revert "[lldb/cmake] Plugin layering enforcement mechanism (#144543)"Pavel Labath1-3/+0
2025-06-23[lldb/cmake] Plugin layering enforcement mechanism (#144543)Pavel Labath1-0/+3
2025-06-19[lldb][AArch64] Correctly invalidate svg when vg is written (#140875)David Spickett1-2/+1
2025-06-04[lldb/cmake] Implicitly pass arguments to llvm_add_library (#142583)Pavel Labath1-3/+3
2025-05-29Reapply "[LLDB][ELF Core] Support all the Generic (Negative) SI Codes." (#141...Jacob Lalonde1-66/+112
2025-05-27Revert "[LLDB][ELF Core] Support all the Generic (Negative) SI Codes." (#141645)Jacob Lalonde1-88/+66
2025-05-27[LLDB][ELF Core] Support all the Generic (Negative) SI Codes. (#140150)Jacob Lalonde1-66/+88
2025-05-19[lldb] Support riscv32 ELF corefiles (#115408)Jonas Devlieghere7-5/+548
2025-04-23[lldb][MachO] MachO corefile support for riscv32 binaries (#137092)Jason Molenda3-0/+1574
2025-04-11[lldb] Fix erroneous return valueAlexandre Ganea1-1/+1
2025-04-09[LLDB][MIPS] Fix signal SIGBUS number mismatch error on mips target (#132688)yingopq1-2/+6
2025-04-04[lldb] Make `RegisterContextThreadMemory` thread safe (#134469)Felipe de Azevedo Piovezan2-0/+4
2025-03-25[lldb] Implement missing queue overloads from ThreadMemory (#132906)Felipe de Azevedo Piovezan1-0/+112
2025-03-25[lldb][NFC] Break ThreadMemory into smaller abstractions (#132905)Felipe de Azevedo Piovezan2-36/+73
2025-03-19[lldb] Add RegisterCheckpoint overload for register methods in RegisterContex...Felipe de Azevedo Piovezan2-0/+20
2025-02-13[lldb] Change lldb's breakpoint handling behavior, reland (#126988)Jason Molenda1-170/+145
2025-02-06[lldb] Add missing return statements in ThreadMemory (#126128)Felipe de Azevedo Piovezan1-3/+3
2025-02-06[lldb] Add SymbolContext::GetFunctionOrSymbolAddress (#123340)Pavel Labath1-18/+8
2025-02-03[lldb] Implement bidirectional access for backing<->backed thread relationshi...Felipe de Azevedo Piovezan1-1/+6
2025-01-28[lldb][AArch64] Fix GCS register field detectionDavid Spickett1-1/+1
2025-01-28[lldb][AArch64] Add register fields for Guarded Control Stack registers (#124...David Spickett2-1/+20
2025-01-24[lldb][AArch64] Add Guarded Control Stack registers (#123720)David Spickett4-1/+50
2025-01-21[lldb][Linux] Add Control Protection Fault signal (#122917)David Spickett1-0/+4
2025-01-15[lldb] Add OpenBSD signals (#123005)Brad Smith3-0/+97
2025-01-14[lldb] Remove unfiltered stop reason propagation from StopInfoMachException (...Felipe de Azevedo Piovezan1-7/+2
2025-01-14[lldb][Linux] Mark memory regions used for shadow stacks (#117861)David Spickett1-5/+10
2025-01-14[LLDB][LoongArch] Add LSX and LASX register definitions and operationswanglei6-3/+249
2024-12-13[lldb][Process] Introduce LoongArch64 hw break/watchpoint supportwanglei3-0/+100
generated by cgit v1.1 at 2026-01-08 14:38:52 +0000