aboutsummaryrefslogtreecommitdiff
path: root/compiler-rt/lib/builtins/cpu_model
AgeCommit message (Expand)AuthorFilesLines
2026-02-07[X86] AMD Zen 6 Initial enablement (#179150)Ganesh1-2/+10
2025-12-18[X86][APX] Check APXSave before enabling APX features (#172834)Phoebe Wang1-1/+2
2025-12-16[X86] Correct CPUID checks for AVX10 (#172350)Mikołaj Piróg1-2/+2
2025-12-15[AArch64] Fix typos in 09e57cfd32b0073b63d568835f07251e0d51affb (#172357)Eli Friedman1-2/+1
2025-12-15[AArch64] Fix typo in 09e57cfd32b0073b63d568835f07251e0d51affb (#172354)Eli Friedman1-1/+1
2025-12-15[AArch64] Extend Windows CPU feature detection with more features. (#171930)Eli Friedman1-5/+44
2025-12-07Revert "[FMV][AArch64] Add initial AT_HWCAP3 / AT_HWCAP4 support (#161595)" (...Brad Smith5-33/+7
2025-11-28[compiler-rt] Add missing cpuid check for clflushopt (#169900)Mikołaj Piróg1-0/+2
2025-11-27[X86] Sync multiversion features with libgcc and refactor internal feature ta...Mikołaj Piróg1-18/+18
2025-11-15[X86] Remove vector length (256 vs 512) distinction of AVX10 (#167736)Mikołaj Piróg1-15/+6
2025-11-04[compiler-rt][x86] Don't use assert.h when building without a libc (#165384)quic-k1-4/+8
2025-10-26[compiler-rt] Restore unsigned value in struct, use enum only in function (#1...Mikołaj Piróg1-116/+130
2025-10-23[Compiler-rt] Fix wrong assignment in compiler_rt (#164713)Mikołaj Piróg1-16/+14
2025-10-16[X86] Add support for Nova Lake (#163552)Mikołaj Piróg1-0/+14
2025-10-15[X86] Add support for Wildcat Lake (#163214)Mikołaj Piróg1-0/+7
2025-10-08[builtins][AArch64] Clean up the sys/auxv.h header handling (#161751)Brad Smith4-12/+7
2025-10-07[FMV][AArch64] Fix build after edb43192516a55165cc4c158eb4fd4b2d81a8fce, try ...Brad Smith2-4/+4
2025-10-07[FMV][AArch64] Fix build after edb43192516a55165cc4c158eb4fd4b2d81a8fce (#162...Brad Smith2-8/+18
2025-10-07[FMV][AArch64] Add initial AT_HWCAP3 / AT_HWCAP4 support (#161595)Brad Smith5-23/+35
2025-10-02[FMV][AArch64] Remove last of MRS bits and rename file (#161585)Brad Smith2-6/+3
2025-09-17[X86] Fixes for AMD znver5 enablement (#159237)Umesh Kalvakuntla1-0/+6
2025-08-28compiler-rt: Use OpenBSD's elf_aux_info to detect AArch64 HW features (#155768)Brad Smith1-2/+2
2025-08-28[builtins] Rename freebsd to elf_aux_info to reflect the function called. NFC...Brad Smith3-2/+2
2025-08-14[Clang][NFC] Use Hex Encoding for Intel CPU CPUID family (#153004)Pawan Nirpal1-2/+2
2025-06-21[RISCV] Implement Feature Bit for Q (#145001)Iris Shi1-0/+2
2025-06-09[RISCV] Implement Feature Bits for B, E, H (#143436)Sam Elliott1-0/+6
2025-05-15[compiler-rt] Add initial ARM64EC builtins support (#139279)Jacek Caban2-2/+4
2025-04-25[RISCV] Allocate Feature Bits for Zilsd/Zclsd/Zcmp (#135197)Sam Elliott1-0/+6
2025-03-26[FMV][AArch64] Add feature CSSC and detect on linux platform. (#132727)Alexandros Lamprineas3-1/+6
2025-02-11[RISCV][compiler-rt] drop __riscv_vendor_feature_bits (#126460)Piyou Chen1-12/+5
2025-01-24[FMV][AArch64] Remove features predres and ls64. (#124266)Alexandros Lamprineas3-18/+5
2024-12-11[compiler-rt][AArch64] Rewrite SME routines to all use __aarch64_cpu_features...Sander de Smalen2-0/+33
2024-12-03[X86] Fix typo of gracemont (#118486)Phoebe Wang1-1/+1
2024-12-02[X86][compiler-rt] Split CPU names even they have the same subtype (#118237)Phoebe Wang1-2/+27
2024-11-20[AArch64][compiler-rt] Add LSE support for Windows. (#116706)Daniel Kiss2-0/+14
2024-11-18Reland "[X86] Support -march=diamondrapids (#113881)" (#116564)Freddy Ye1-0/+14
2024-11-18Revert "[X86] Support -march=diamondrapids (#113881)" (#116563)Freddy Ye1-14/+0
2024-11-18[X86] Support -march=diamondrapids (#113881)Freddy Ye1-0/+14
2024-11-13[compiler-rt] Add cpu model init for Windows. (#111961)Daniel Kiss3-1/+96
2024-11-08[FMV] Remove feature dgh. (#115363)Alexandros Lamprineas2-3/+1
2024-11-07[FMV][AArch64] Remove features which expose non exploitable runtime behavior....Alexandros Lamprineas2-9/+3
2024-11-08[compiler-rt][RISCV] Avoid using __init_riscv_feature_bits as a direc… (#11...Kito Cheng1-2/+7
2024-10-30[FMV][AArch64] Remove features which can be expressed as a combination of oth...Alexandros Lamprineas2-9/+3
2024-10-25[X86] Support MOVRS and AVX10.2 instructions. (#113274)Freddy Ye1-0/+3
2024-10-23[FMV][AArch64] Unify aes with pmull and sve2-aes with sve2-pmull128. (#111673)Alexandros Lamprineas4-10/+2
2024-10-23[X86] Update Model value for Arrow Lake. (#113273)Freddy Ye1-0/+2
2024-10-21[FMV][AArch64] Unify features memtag and memtag2. (#112511)Alexandros Lamprineas2-4/+2
2024-10-14[compiler-rt][RISCV] Use u64 data type for marchid and mimpid (#112163)Yangyu Chen1-2/+2
2024-10-07[X86] Add AMD Llano family detection (#111312)RipleyTom1-0/+1
2024-10-07[FMV][AArch64] Unify features ssbs and ssbs2. (#110297)Alexandros Lamprineas3-8/+2
generated by cgit v1.2.3 (git 2.39.1) at 2026-05-17 18:08:55 +0000