aboutsummaryrefslogtreecommitdiff
path: root/bolt/test
AgeCommit message (Expand)AuthorFilesLines
2026-02-12[BOLT][AArch64] Support FEAT_CMPBR branch instructions. (#174972)Alexandros Lamprineas4-0/+267
2026-02-12[BOLT][BTI] Refactor: move applyBTIFixup under MCPlusBuilder (#177164)Gergely Bálint9-0/+74
2026-02-07[BOLT] Don't fold hot text mover functions in ICF (#180367)Maksim Panchenko1-0/+24
2026-02-02[BOLT] Get symbol for const island referenced across func by relocation (#178...YongKang Zhu1-0/+20
2026-01-29[BOLT] Drop -znow requirement for PLT optimization on x86-64 (#178758)Maksim Panchenko1-0/+14
2026-01-23[NFCI][bolt][test] Enable AT&T syntax generally (#172355)Raul Tambre2-1/+6
2026-01-19[BOLT] Fix long-jmp-bti-plt.c test (#176709)Gergely Bálint1-6/+6
2026-01-16[BOLT][BTI] Patch LLD-generated PLTs to contain BTI landing pad (#173245)Gergely Bálint1-4/+33
2026-01-16[BOLT][BTI] Disassemble PLT entries when processing BTI binaries (#169663)Gergely Bálint1-0/+31
2026-01-13[BOLT][AArch64] Fix epilogue-determination test (#175668)YongKang Zhu1-1/+6
2026-01-13Fix typos and spelling errors across codebase (#156270)Austin Jiang2-4/+4
2026-01-09[BOLT] Fix label in epilogue-determination.s test (#174960)Paschalis Mpeis1-1/+1
2026-01-08[RISCV] Mark More Relocs as Relaxable (#151422)Sam Elliott1-1/+1
2026-01-08[BOLT][BTI] Disallow instrumenting BTI binaries (#174936)Gergely Bálint1-0/+30
2026-01-07[BOLT][AArch64] Add rseq test (#174413)Paschalis Mpeis1-0/+36
2026-01-05[BOLT] Fix merge-fdata for memory events (#128108)Amir Ayupov5-10/+27
2025-12-30[BOLT][AArch64] Rework test case for lite mode veneers. NFC (#173951)Maksim Panchenko2-56/+40
2025-12-22[BOLT] Lookup top-level inline tree node in YAMLProfileWriter (#165491)Amir Ayupov3-0/+3034
2025-12-22[BOLT][BTI] Add needed BTIs in LongJmp or refuse to optimize binary (#171149)Gergely Bálint5-4/+123
2025-12-19[BOLT][AArch64] Treat undefined symbols as errors in tests (#172689)Paschalis Mpeis9-12/+13
2025-12-19[BOLT] Add missing system-linux requirements to tests (#172968)Gergely Bálint8-3/+21
2025-12-18Revert "[bolt][aarch64] simplify rodata/literal load for X86 & AArch6… (#17...Alexey Moksyakov1-78/+0
2025-12-18[bolt][aarch64] simplify rodata/literal load for X86 & AArch64 (#165723)Alexey Moksyakov1-0/+78
2025-12-16[BOLT] Synchronize function and section order (#172419)Maksim Panchenko1-4/+11
2025-12-11[BOLT][AArch64] Tweak heuristics for epilogue recognition (#169584)YongKang Zhu1-5/+45
2025-12-10[BOLT][AArch64] Always cover veneers in lite mode (#171534)Maksim Panchenko1-0/+56
2025-12-09[BOLT][DWARF] Improve reporting on missing DWOs (#171506)Maksim Panchenko1-0/+18
2025-12-09[BOLT] Fix pacret-synchronous-unwind.cpp test (#171395)Gergely Bálint1-6/+9
2025-12-09[BOLT] Fix typo in adrp/add sequence (#171315)Paschalis Mpeis1-1/+1
2025-12-09[BOLT] Add validation for direct call/branch targets (#165406)Jinjie Huang3-0/+70
2025-12-08[BOLT][PAC] Warn about synchronous unwind tables (#165227)Gergely Bálint2-1/+34
2025-12-06[BOLT] Properly validate relocations against internals of a function (#167451)Maksim Panchenko2-13/+3
2025-12-05Revert "[BOLT][AArch64] Fixed indirect call instrumentation snippet" (#170874)Gergely Bálint1-55/+1
2025-12-04[BOLT] Make safe ICF work with relative vtable (#170629)YongKang Zhu1-0/+26
2025-12-04[BOLT] Rename Pointer Auth DWARF rewriter passes (#164622)Gergely Bálint7-7/+7
2025-12-04[BOLT][AArch64] Enable safe ICF (#170172)YongKang Zhu1-0/+73
2025-12-02[BOLT] Allow missing DT_FINI{,_ARRAY} if instrumentation-sleep-time is used (...Vasily Leonenko2-0/+68
2025-12-01Reapply "[BOLT][BTI] Skip inlining BasicBlocks containing indirect tailcalls"...Gergely Bálint2-0/+78
2025-12-01[BOLT] Support runtime library hook via DT_INIT_ARRAY (#167467)Vasily Leonenko5-4/+468
2025-11-28Revert "[BOLT][BTI] Skip inlining BasicBlocks containing indirect tailcalls" ...Gergely Bálint1-39/+0
2025-11-27[bolt][aarch64] Change indirect call instrumentation snippetAlexey Moksyakov1-1/+55
2025-11-27[BOLT][BTI] Skip inlining BasicBlocks containing indirect tailcalls (#168403)Gergely Bálint1-0/+39
2025-11-25[BOLT][Tests] Use AT&T assembler syntax only for X86 tests (#169541)Maksim Panchenko2-2/+2
2025-11-24[BOLT] Extend Inliner to work on functions with Pointer Authentication (#162458)Gergely Bálint3-0/+152
2025-11-19[NFCI][bolt][test] Use AT&T syntax explicitly (#167225)Raul Tambre1-1/+1
2025-11-14[BOLT][print] Add option '--print-only-file' (NFC) (#168023)YongKang Zhu1-0/+25
2025-11-11[BOLT] Move call probe information to CallSiteInfoAmir Ayupov4-10/+11
2025-11-11[BOLT][DWARF] Slice .debug_str from the DWP for each CU (#159540)Liu Ke4-0/+850
2025-11-10[BOLT][AArch64] Add more heuristics on epilogue determination (#167077)YongKang Zhu1-0/+48
2025-11-09[BOLT] Support restartable sequences in tcmalloc (#167195)Maksim Panchenko1-0/+38
generated by cgit v1.2.3 (git 2.39.1) at 2026-05-20 21:35:44 +0000