aboutsummaryrefslogtreecommitdiff
AgeCommit message (Expand)AuthorFilesLines
2024-04-17Revert "[RISCV] Support Zama16b1p0 (#88474)"revert-88474-zama16bZijunZhaoCCK7-25/+1
2024-04-17[AArch64] Update latencies for Cortex-A510 scheduling model (#87293)Usman Nadeem209-6481/+6488
2024-04-17[RISCV] Add coverage for strength reduction of mul by small negative immediatesPhilip Reames2-0/+186
2024-04-17[CostModel][X86] Recognise vector rotation by uniform constant patternsSimon Pilgrim11-153/+204
2024-04-17[github] Add ClangIR to new-prs-labeler.yml (#86088)Nathan Lanza1-0/+6
2024-04-17[InstCombine] Add phase ordering test for #88239. NFCCraig Topper1-0/+55
2024-04-17[InstCombine] Add test case for turning sub into xor using dominating conditi...Craig Topper1-0/+23
2024-04-17[GlobalISel][AArch64] Add LLRINT support (#88702)David Green18-104/+251
2024-04-17[libc++][pstl] Promote CPU backends to top-level backends (#88968)Louis Dionne40-169/+154
2024-04-17[InstCombine] Use `auto *` instead of `auto` in `visitSIToFP`; NFCNoah Goldstein1-1/+1
2024-04-17[CostModel][X86] Add basic GFNI target test coverage for shift/rotate costsSimon Pilgrim23-0/+2737
2024-04-17[libc] set cmake dependencies for condattr test (#89103)Nick Desaulniers2-1/+8
2024-04-17[SLP]Attempt to vectorize long stores, if short one failed.Alexey Bataev2-72/+80
2024-04-17[MLIR] Update doc comment in ViewLikeInterface.td (NFC) (#89074)Abdul Raheem1-1/+1
2024-04-17[bazel][libc] Add missing dep after b854a2323337be2633b1135f590678a17e9d1adeJorge Gorbe Moya1-3/+4
2024-04-17[RISCV] Fix typo in RISCVScheduleV.td that was introduced in 60a1158Michael Maitland1-1/+1
2024-04-17[bazel][mlir] Add missing dep after 4f88c2311130791cf69da34b743b1b3ba7584a7bJorge Gorbe Moya1-0/+1
2024-04-17[mlir][tosa] Fix tosa.Resize-to-linalg lowering (#88514)fabrizio-indirli2-73/+60
2024-04-17[libc][POSIX][pthreads] implement pthread_condattr_t functions (#88987)Nick Desaulniers22-8/+545
2024-04-17[FMV] Remove useless features according the latest ACLE spec. (#88965)Alexandros Lamprineas15-377/+287
2024-04-17[flang][cuda] Lower ALLOCATE for device variable (#88980)Valentin Clement (バレンタイン クレメン)2-10/+154
2024-04-17[flang][cuda] Update memory effect on fir.cuda_allocate op (#88930)Valentin Clement (バレンタイン クレメン)3-3/+3
2024-04-17[compiler-rt] Use __atomic builtins whenever possibleAlexander Richardson8-370/+56
2024-04-17[Clang][Parse] Diagnose requires expressions with explicit object parameters ...Krystian Stasiowski4-1/+25
2024-04-17[libc][c23][fenv] Implement fetestexceptflag (#87828)Robin Caloudis19-10/+110
2024-04-17Revert "[Clang][AArch64] Warn when calling non/streaming about vector size di...Dinar Temirbulatov6-184/+5
2024-04-17[clang][NFC] Refactor `Sema::RedeclarationKind`Vlad Serebrennikov13-88/+118
2024-04-17[libc++][chrono] Improves date formatting. (#86127)Mark de Wever4-101/+7
2024-04-17[VPlan] Check for VPWidenLoadRecipe directly in truncateToMinBW. (NFCI).Florian Hahn1-3/+1
2024-04-17[VectorCombine] Remove single quotes from "-passes=vector-combine"Simon Pilgrim3-3/+3
2024-04-17[CostModel][X86] Update BITREVERSE costs for GFNI targetsSimon Pilgrim5-277/+284
2024-04-17[lldb] XFAIL TestDetachResumes on windowsPavel Labath1-0/+1
2024-04-17[NFC] Clean dead code in ParsedAttr.h (#89064)yronglin1-6/+1
2024-04-17[libc] Replace mentions of `LIBC_FULLBUILD` with `LLVM_LIBC_FULL_BUILD` in 'e...Rajveer Singh Bharadwaj2-3/+3
2024-04-17[mlir][py] Add NVGPU's `TensorMapDescriptorType` in py bindings (#88855)Guray Ozen6-0/+101
2024-04-17[AMDGPU] Fix predicates for BUFFER_ATOMIC_FMIN/FMAX patterns (#89066)Jay Foad2-1/+73
2024-04-17[VPlan] Factor out helper to recursively collect all users (NFCI).Florian Hahn2-16/+19
2024-04-17[C99] Remove WG14 N522 from the C status pageAaron Ballman1-5/+0
2024-04-17[RISCV] Explicitly bail if something modifies VL/VTYPE in doLocalPostpassLuke Lau2-1/+5
2024-04-17[PowerPC] 32-bit large code-model support for toc-data (#85129)Zaara Syeda7-36/+144
2024-04-17[RISCV] Add test for doLocalPostpass issue not checking if VL was modified. NFCLuke Lau1-0/+25
2024-04-17[LLVM][CodeGen] Fix register lane liveness tracking in RegisterPressure (#88892)Krzysztof Parzyszek1-18/+21
2024-04-17[mlir] expose transform dialect symbol merge to python (#87690)Oleksandr "Alex" Zinenko5-2/+120
2024-04-17[Inline] Regenerate inline-switch-default-2.ll (NFC)DianQK1-176/+0
2024-04-17[AMDGPU][Docs] Fix broken link to HRF memory model reference (#88696)Fabian Ritter1-1/+1
2024-04-17[VP] Correct lowering of predicated fma and faddmul to avoid strictfp. (#85272)Kevin P. Neal4-11/+203
2024-04-17[lldb] Fix evaluation of expressions with static initializers (#89063)Pavel Labath1-2/+6
2024-04-17[TailDuplicator] Add maximum predecessors and successors to consider tail dup...Quentin Dian2-0/+280
2024-04-17[RISCV] Fix clang-tidy warning about else after return. NFCLuke Lau1-1/+3
2024-04-17[mlir] transform.apply_patterns support more config options (#88484)Oleksandr "Alex" Zinenko3-1/+41
generated by cgit v1.1 at 2024-07-18 15:32:20 +0000