aboutsummaryrefslogtreecommitdiff
path: root/llvm/lib/Target/ARM/Disassembler/ARMDisassembler.cpp
diff options
context:
space:
mode:
Diffstat (limited to 'llvm/lib/Target/ARM/Disassembler/ARMDisassembler.cpp')
-rw-r--r--llvm/lib/Target/ARM/Disassembler/ARMDisassembler.cpp7
1 files changed, 7 insertions, 0 deletions
diff --git a/llvm/lib/Target/ARM/Disassembler/ARMDisassembler.cpp b/llvm/lib/Target/ARM/Disassembler/ARMDisassembler.cpp
index 38280ad..b4eabc0 100644
--- a/llvm/lib/Target/ARM/Disassembler/ARMDisassembler.cpp
+++ b/llvm/lib/Target/ARM/Disassembler/ARMDisassembler.cpp
@@ -6686,6 +6686,13 @@ static unsigned FixedRegForVSTRVLDR_SYSREG(unsigned Opcode) {
case ARM::VLDR_P0_pre:
case ARM::VLDR_P0_post:
return ARM::P0;
+ case ARM::VSTR_FPSCR_NZCVQC_off:
+ case ARM::VSTR_FPSCR_NZCVQC_pre:
+ case ARM::VSTR_FPSCR_NZCVQC_post:
+ case ARM::VLDR_FPSCR_NZCVQC_off:
+ case ARM::VLDR_FPSCR_NZCVQC_pre:
+ case ARM::VLDR_FPSCR_NZCVQC_post:
+ return ARM::FPSCR;
default:
return 0;
}