aboutsummaryrefslogtreecommitdiff
path: root/llvm/utils/TableGen/CodeGenDAGPatterns.cpp
diff options
context:
space:
mode:
authorCraig Topper <craig.topper@intel.com>2017-09-03 22:25:50 +0000
committerCraig Topper <craig.topper@intel.com>2017-09-03 22:25:50 +0000
commitfcf6bc550344794cedfd282df45f384b12c88650 (patch)
tree3304201261e87b8131c50d0bd2f9549c79782c65 /llvm/utils/TableGen/CodeGenDAGPatterns.cpp
parent788fbe08db9c557f8a445540a197e1e9d9c31493 (diff)
downloadllvm-fcf6bc550344794cedfd282df45f384b12c88650.zip
llvm-fcf6bc550344794cedfd282df45f384b12c88650.tar.gz
llvm-fcf6bc550344794cedfd282df45f384b12c88650.tar.bz2
[X86] Add more patterns to use moves to zero the upper portions of a vector register that I missed in r312450.
llvm-svn: 312459
Diffstat (limited to 'llvm/utils/TableGen/CodeGenDAGPatterns.cpp')
0 files changed, 0 insertions, 0 deletions