diff options
| author | Florian Hahn <florian.hahn@arm.com> | 2017-11-07 13:07:50 +0000 |
|---|---|---|
| committer | Florian Hahn <florian.hahn@arm.com> | 2017-11-07 13:07:50 +0000 |
| commit | c4422247b3a768fe6773a96aa6f19f1156018304 (patch) | |
| tree | f55bb652c6c68fcf9980a6cb6e15bea99026840f /llvm/utils/FileCheck/FileCheck.cpp | |
| parent | 178818ba2068a5a4f021a62f0e88c916ed35478f (diff) | |
| download | llvm-c4422247b3a768fe6773a96aa6f19f1156018304.zip llvm-c4422247b3a768fe6773a96aa6f19f1156018304.tar.gz llvm-c4422247b3a768fe6773a96aa6f19f1156018304.tar.bz2 | |
[AArch64][SVE] Asm: Replace 'IsVector' by 'RegKind' in AArch64AsmParser (NFC)
Patch [2/5] in a series to add assembler/disassembler support for AArch64 SVE unpredicated ADD/SUB instructions.
This change is a non functional change that adds RegKind as an alternative to 'isVector' to prepare it for newer types (SVE data vectors and predicate vectors) that will be added in next patches (where the SVE data vector is added as part of this patch set)
Patch by Sander De Smalen.
Reviewed by: rengolin
Differential Revision: https://reviews.llvm.org/D39088
llvm-svn: 317569
Diffstat (limited to 'llvm/utils/FileCheck/FileCheck.cpp')
0 files changed, 0 insertions, 0 deletions