diff options
| author | David Sherwood <david.sherwood@arm.com> | 2022-09-15 12:18:14 +0000 |
|---|---|---|
| committer | David Sherwood <david.sherwood@arm.com> | 2022-09-27 07:56:08 +0000 |
| commit | fbb119412f143530a23d22b6b0f90d4cf2303fbf (patch) | |
| tree | b8e8b9a27f2916d06bb30939c421afe0e56a93b3 /llvm/unittests/Support/TargetParserTest.cpp | |
| parent | 275bee32ad305eb5da121e8a60918256f3caf1e7 (diff) | |
| download | llvm-fbb119412f143530a23d22b6b0f90d4cf2303fbf.zip llvm-fbb119412f143530a23d22b6b0f90d4cf2303fbf.tar.gz llvm-fbb119412f143530a23d22b6b0f90d4cf2303fbf.tar.bz2 | |
[AArch64] Add Neoverse V2 CPU support
Adds support for the Neoverse V2 CPU to the AArch64 backend.
Differential Revision: https://reviews.llvm.org/D134352
Diffstat (limited to 'llvm/unittests/Support/TargetParserTest.cpp')
| -rw-r--r-- | llvm/unittests/Support/TargetParserTest.cpp | 13 |
1 files changed, 12 insertions, 1 deletions
diff --git a/llvm/unittests/Support/TargetParserTest.cpp b/llvm/unittests/Support/TargetParserTest.cpp index 46533b9..f25b72e 100644 --- a/llvm/unittests/Support/TargetParserTest.cpp +++ b/llvm/unittests/Support/TargetParserTest.cpp @@ -1026,6 +1026,17 @@ INSTANTIATE_TEST_SUITE_P( AArch64::AEK_PROFILE | AArch64::AEK_RAND | AArch64::AEK_FP16FML | AArch64::AEK_I8MM, "8.4-A"), + ARMCPUTestParams( + "neoverse-v2", "armv9-a", "neon-fp-armv8", + AArch64::AEK_RAS | AArch64::AEK_SVE | AArch64::AEK_SSBS | + AArch64::AEK_RCPC | AArch64::AEK_CRC | AArch64::AEK_FP | + AArch64::AEK_SIMD | AArch64::AEK_MTE | AArch64::AEK_LSE | + AArch64::AEK_RDM | AArch64::AEK_RCPC | AArch64::AEK_DOTPROD | + AArch64::AEK_FP16 | AArch64::AEK_BF16 | AArch64::AEK_SVE2 | + AArch64::AEK_PROFILE | AArch64::AEK_FP16FML | + AArch64::AEK_I8MM | AArch64::AEK_SVE2BITPERM | + AArch64::AEK_RAND, + "9-A"), ARMCPUTestParams("cortex-r82", "armv8-r", "crypto-neon-fp-armv8", AArch64::AEK_CRC | AArch64::AEK_RDM | AArch64::AEK_SSBS | AArch64::AEK_DOTPROD | @@ -1284,7 +1295,7 @@ INSTANTIATE_TEST_SUITE_P( AArch64::AEK_LSE | AArch64::AEK_RDM, "8.2-A"))); -static constexpr unsigned NumAArch64CPUArchs = 57; +static constexpr unsigned NumAArch64CPUArchs = 58; TEST(TargetParserTest, testAArch64CPUArchList) { SmallVector<StringRef, NumAArch64CPUArchs> List; |