diff options
| author | Paul Walker <paul.walker@arm.com> | 2023-01-18 16:33:42 +0000 |
|---|---|---|
| committer | Paul Walker <paul.walker@arm.com> | 2023-01-26 12:10:39 +0000 |
| commit | 26b79ca3fafc525225090646d42837368b3763c3 (patch) | |
| tree | 121cf45d2adb5a7d9ff5e0d538261016ac9f7c58 /llvm/unittests/Support/MathExtrasTest.cpp | |
| parent | 19f512055c1f29fee4a7ef478b9d4fe603af4b11 (diff) | |
| download | llvm-26b79ca3fafc525225090646d42837368b3763c3.zip llvm-26b79ca3fafc525225090646d42837368b3763c3.tar.gz llvm-26b79ca3fafc525225090646d42837368b3763c3.tar.bz2 | |
[SVE] Fix incorrect lowering of predicate permute builtins.
When lowering predicate permute builtins we incorrectly assume only
the typically "active" bits for the specified element type play a
role with all other bits zero'd. This is not the case because all
bits are significant, with the element type specifying how they
are grouped:
b8 - permute using a block size of 1 bit
b16 - permute using a block size of 2 bits
b32 - permute using a block size of 4 bits
b64 - permute using a block size of 8 bits
The affected builtins are svrev, svtrn1, svtrn2, svuzp1, svuzp2,
svzip1 and svzip2.
This patch adds new intrinsics to support these operations and
changes the builtin lowering code to emit them. The b8 case remains
unchanged because for that operation the existing intrinsics work
as required and their support for other predicate types has been
maintained as useful if only as a way to test the correctness of
their matching ISD nodes that code generation relies on.
Differential Revision: https://reviews.llvm.org/D142065
Diffstat (limited to 'llvm/unittests/Support/MathExtrasTest.cpp')
0 files changed, 0 insertions, 0 deletions