aboutsummaryrefslogtreecommitdiff
path: root/llvm/unittests/ProfileData/CoverageMappingTest.cpp
diff options
context:
space:
mode:
authorMatt Arsenault <Matthew.Arsenault@amd.com>2021-02-19 08:57:14 -0500
committerMatt Arsenault <Matthew.Arsenault@amd.com>2021-02-24 14:49:37 -0500
commit78b6d73a93fc6085d2a2fc84bdce1bbde740cf16 (patch)
tree8a29dfc5a447685c330c9709481deb0f08a82a6a /llvm/unittests/ProfileData/CoverageMappingTest.cpp
parente79cd47e1620045562960ddfe17ab0c4f6e6628f (diff)
downloadllvm-78b6d73a93fc6085d2a2fc84bdce1bbde740cf16.zip
llvm-78b6d73a93fc6085d2a2fc84bdce1bbde740cf16.tar.gz
llvm-78b6d73a93fc6085d2a2fc84bdce1bbde740cf16.tar.bz2
AMDGPU: Add even aligned VGPR/AGPR register classes
gfx90a operations require even aligned registers, but this was previously achieved by reserving registers inside the full class. Ideally this would be captured in the static instruction definitions for the operands, and we would have different instructions per subtarget. The hackiest part of this is we need to manually reassign AGPR register classes after instruction selection (we get away without this for VGPRs since those types are actually registered for legal types).
Diffstat (limited to 'llvm/unittests/ProfileData/CoverageMappingTest.cpp')
0 files changed, 0 insertions, 0 deletions