aboutsummaryrefslogtreecommitdiff
path: root/llvm/unittests/ADT/ArrayRefTest.cpp
diff options
context:
space:
mode:
authorHal Finkel <hfinkel@anl.gov>2015-02-16 23:46:30 +0000
committerHal Finkel <hfinkel@anl.gov>2015-02-16 23:46:30 +0000
commit5cedafb8cd3525b536cc6cc24a6c6841c9cd5b10 (patch)
treea6da56e8c5bd6b29f216e20b3069781831c76550 /llvm/unittests/ADT/ArrayRefTest.cpp
parentfcb2de694ae9d8c90f4f2b989d44a621e1c35a83 (diff)
downloadllvm-5cedafb8cd3525b536cc6cc24a6c6841c9cd5b10.zip
llvm-5cedafb8cd3525b536cc6cc24a6c6841c9cd5b10.tar.gz
llvm-5cedafb8cd3525b536cc6cc24a6c6841c9cd5b10.tar.bz2
[PowerPC] Support non-direct-sub/superclass VSX copies
Our register allocation has become better recently, it seems, and is now starting to generate cross-block copies into inflated register classes. These copies are not transformed into subregister insertions/extractions by the PPCVSXCopy class, and so need to be handled directly by PPCInstrInfo::copyPhysReg. The code to do this was *almost* there, but not quite (it was unnecessarily restricting itself to only the direct sub/super-register-class case (not copying between, for example, something in VRRC and the lower-half of VSRC which are super-registers of F8RC). Triggering this behavior manually is difficult; I'm including two bugpoint-reduced test cases from the test suite. llvm-svn: 229457
Diffstat (limited to 'llvm/unittests/ADT/ArrayRefTest.cpp')
0 files changed, 0 insertions, 0 deletions