diff options
| author | David Sherwood <david.sherwood@arm.com> | 2022-06-14 16:59:40 +0100 |
|---|---|---|
| committer | David Sherwood <david.sherwood@arm.com> | 2022-06-20 14:27:59 +0100 |
| commit | 013358632e657f3138f055313ef7b51cbafe06ce (patch) | |
| tree | 3b47266a4a4d164ef7fcd4d1bc8bb3a13896d122 /llvm/tools/llvm-objdump/llvm-objdump.cpp | |
| parent | d7762a3b369ec2be8ccb5f585aa6a96026caaa33 (diff) | |
| download | llvm-013358632e657f3138f055313ef7b51cbafe06ce.zip llvm-013358632e657f3138f055313ef7b51cbafe06ce.tar.gz llvm-013358632e657f3138f055313ef7b51cbafe06ce.tar.bz2 | |
[AArch64][SME] Add the zero intrinsic
The SME zero instruction takes a mask as an input declaring which
64-bit element tiles should be zeroed. There is a 1:1 mapping
between the zero intrinsic and the instruction, however we also
want to make the register allocator aware that some tile
registers are being written to.
We can actually just use the custom inserter for a pseudo instruction
to correctly mark all the appropriate registers in the mask as
implicitly defined by the operation.
Differential Revision: https://reviews.llvm.org/D127843
Diffstat (limited to 'llvm/tools/llvm-objdump/llvm-objdump.cpp')
0 files changed, 0 insertions, 0 deletions