aboutsummaryrefslogtreecommitdiff
path: root/llvm/lib/Transforms/Utils/InlineFunction.cpp
diff options
context:
space:
mode:
authorPetar Avramovic <Petar.Avramovic@amd.com>2025-01-24 12:36:41 +0100
committerGitHub <noreply@github.com>2025-01-24 12:36:41 +0100
commit4831fa8632f6ab89fe2c14b8e7ec09500e43c099 (patch)
tree295f1049c796448f266d50f39420ff17ffa9255f /llvm/lib/Transforms/Utils/InlineFunction.cpp
parent8e6d6a55108c7979f0392bf8ad3444c92a2474e9 (diff)
downloadllvm-4831fa8632f6ab89fe2c14b8e7ec09500e43c099.zip
llvm-4831fa8632f6ab89fe2c14b8e7ec09500e43c099.tar.gz
llvm-4831fa8632f6ab89fe2c14b8e7ec09500e43c099.tar.bz2
AMDGPU/GlobalISel: RegBankLegalize rules for load (#112882)
Add IDs for bit width that cover multiple LLTs: B32 B64 etc. "Predicate" wrapper class for bool predicate functions used to write pretty rules. Predicates can be combined using &&, || and !. Lowering for splitting and widening loads. Write rules for loads to not change existing mir tests from old regbankselect.
Diffstat (limited to 'llvm/lib/Transforms/Utils/InlineFunction.cpp')
0 files changed, 0 insertions, 0 deletions