aboutsummaryrefslogtreecommitdiff
path: root/llvm/lib/Target/X86/Disassembler/X86Disassembler.cpp
diff options
context:
space:
mode:
authorShengchen Kan <shengchen.kan@intel.com>2022-03-18 13:07:13 +0800
committerShengchen Kan <shengchen.kan@intel.com>2022-03-18 13:09:01 +0800
commit9e832a67fed404ed9ce806f5cfb3caec20ae9c73 (patch)
tree101afbd0f80d4bc0b00fdb60e6fb662f5002e144 /llvm/lib/Target/X86/Disassembler/X86Disassembler.cpp
parent0af3e6a22da2eda5021b5fad656d0b9db7702e0a (diff)
downloadllvm-9e832a67fed404ed9ce806f5cfb3caec20ae9c73.zip
llvm-9e832a67fed404ed9ce806f5cfb3caec20ae9c73.tar.gz
llvm-9e832a67fed404ed9ce806f5cfb3caec20ae9c73.tar.bz2
[Codegen][tablgen][NFC] Allow meta instruction to be target dependent
An instruction is a meta-instruction if it doesn't produce any output in the form of executable instructions. So in the concept, a meta-instruction does not have to be target independent. Before this patch, `isMetaInstruction` is implemented by checking the opcode of the instruction, add we have no way to add target dependent opcode to the list, which does not make sense. After this patch, a bit `isMeta` is added for class `Instruction` in tablegen, which is used to indicate whether it's a meta instruction. Reviewed By: pengfei Differential Revision: https://reviews.llvm.org/D121600
Diffstat (limited to 'llvm/lib/Target/X86/Disassembler/X86Disassembler.cpp')
0 files changed, 0 insertions, 0 deletions