aboutsummaryrefslogtreecommitdiff
path: root/llvm/lib/Target/WebAssembly/WebAssemblyUtilities.cpp
diff options
context:
space:
mode:
authorDerek Schuff <dschuff@google.com>2018-08-07 21:24:01 +0000
committerDerek Schuff <dschuff@google.com>2018-08-07 21:24:01 +0000
commit51ed131ed2e745a850f4283a96d25a48d6ee2f44 (patch)
treeccbfeb4ac5566acf445a264b2d3584b38c4d81dd /llvm/lib/Target/WebAssembly/WebAssemblyUtilities.cpp
parentdca675a0d8f4cbbaf2530b6b7e0bdda1b4a83600 (diff)
downloadllvm-51ed131ed2e745a850f4283a96d25a48d6ee2f44.zip
llvm-51ed131ed2e745a850f4283a96d25a48d6ee2f44.tar.gz
llvm-51ed131ed2e745a850f4283a96d25a48d6ee2f44.tar.bz2
[WebAssembly] Update SIMD binary arithmetic
Add missing SIMD types (v2f64) and binary ops. Also adds tablegen support for automatically prepending prefix byte to SIMD opcodes. Differential Revision: https://reviews.llvm.org/D50292 Patch by Thomas Lively llvm-svn: 339186
Diffstat (limited to 'llvm/lib/Target/WebAssembly/WebAssemblyUtilities.cpp')
-rw-r--r--llvm/lib/Target/WebAssembly/WebAssemblyUtilities.cpp6
1 files changed, 6 insertions, 0 deletions
diff --git a/llvm/lib/Target/WebAssembly/WebAssemblyUtilities.cpp b/llvm/lib/Target/WebAssembly/WebAssemblyUtilities.cpp
index 5944cea..f4884de 100644
--- a/llvm/lib/Target/WebAssembly/WebAssemblyUtilities.cpp
+++ b/llvm/lib/Target/WebAssembly/WebAssemblyUtilities.cpp
@@ -34,7 +34,9 @@ bool WebAssembly::isArgument(const MachineInstr &MI) {
case WebAssembly::ARGUMENT_v16i8:
case WebAssembly::ARGUMENT_v8i16:
case WebAssembly::ARGUMENT_v4i32:
+ case WebAssembly::ARGUMENT_v2i64:
case WebAssembly::ARGUMENT_v4f32:
+ case WebAssembly::ARGUMENT_v2f64:
return true;
default:
return false;
@@ -88,7 +90,9 @@ bool WebAssembly::isCallDirect(const MachineInstr &MI) {
case WebAssembly::CALL_v16i8:
case WebAssembly::CALL_v8i16:
case WebAssembly::CALL_v4i32:
+ case WebAssembly::CALL_v2i64:
case WebAssembly::CALL_v4f32:
+ case WebAssembly::CALL_v2f64:
case WebAssembly::CALL_EXCEPT_REF:
return true;
default:
@@ -106,7 +110,9 @@ bool WebAssembly::isCallIndirect(const MachineInstr &MI) {
case WebAssembly::CALL_INDIRECT_v16i8:
case WebAssembly::CALL_INDIRECT_v8i16:
case WebAssembly::CALL_INDIRECT_v4i32:
+ case WebAssembly::CALL_INDIRECT_v2i64:
case WebAssembly::CALL_INDIRECT_v4f32:
+ case WebAssembly::CALL_INDIRECT_v2f64:
case WebAssembly::CALL_INDIRECT_EXCEPT_REF:
return true;
default: