aboutsummaryrefslogtreecommitdiff
path: root/llvm/lib/Target/WebAssembly/WebAssemblyTargetMachine.cpp
diff options
context:
space:
mode:
authorMatt Arsenault <Matthew.Arsenault@amd.com>2019-01-08 01:22:47 +0000
committerMatt Arsenault <Matthew.Arsenault@amd.com>2019-01-08 01:22:47 +0000
commitadc40baa29a1c16cde63c4bf857afea0eb7b476e (patch)
tree9e64494325d8fb79a503a06b494779d71c68479b /llvm/lib/Target/WebAssembly/WebAssemblyTargetMachine.cpp
parent8e2bac8e7f77a906a407d73524b2d14304d785dd (diff)
downloadllvm-adc40baa29a1c16cde63c4bf857afea0eb7b476e.zip
llvm-adc40baa29a1c16cde63c4bf857afea0eb7b476e.tar.gz
llvm-adc40baa29a1c16cde63c4bf857afea0eb7b476e.tar.bz2
RegBankSelect: Fix copy insertion point for terminators
If a copy was needed to handle the condition of brcond, it was being inserted before the defining instruction. Add tests for iterator edge cases. I find the existing code here suspect for the case where it's looking for terminators that modify the register. It's going to insert a copy in the middle of the terminators, which isn't allowed (it might be necessary to have a COPY_terminator if anybody actually needs this). Also legalize brcond for AMDGPU. llvm-svn: 350595
Diffstat (limited to 'llvm/lib/Target/WebAssembly/WebAssemblyTargetMachine.cpp')
0 files changed, 0 insertions, 0 deletions